Displaying 3 results from an estimated 3 matches for "f720fdc4".
2013 Feb 06
0
[LLVMdev] On large vectors
I can see why freakishly large vectors would produce bad code. The type <50 x float> would be widened to the next power of two, and then split over and over again until it fits into registers. So, any <50 x float> would take 16 XMM registers, that will be spilled. The situation with integer types is even worse because you can truncate or extend from one type to another.
On Feb 6,
2013 Feb 06
2
[LLVMdev] On large vectors
I have a simple expression-evaluation language using LLVM (it's at
https://cowlark.com/calculon, if anyone's interested). It has pretty
primitive support for 3-vectors, which I'm representing as a <3 x float>.
One of my users has asked for proper n-vector support, and I agree with
him so I'm adding that. However, he wants to use quite large vectors.
He's mentioned 30
2013 Feb 06
3
[LLVMdev] On large vectors
...sn't seem
particularly hard to do it in the vectorizer, but it's also probably won't
be high on the TODO list for a while.
cheers,
--renato
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20130206/f720fdc4/attachment.html>