Displaying 2 results from an estimated 2 matches for "f34ea85f".
2008 Jul 31
0
[LLVMdev] Generating movq2dq using IRBuilder
...d check whether or not that works, and if so, how I could do it
using the IRBuilder, that would be very much appreciated.
Cheers,
Nicolas Capens
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20080731/f34ea85f/attachment.html>
2008 Jul 31
2
[LLVMdev] Generating movq2dq using IRBuilder
Hi all,
How do I generate the movq2dq SSE2 instruction using the IRBuilder? There is
no zext from 64-bit to 128-bit (corresponding to MMX to XMM register
transfer) as far as I can tell. So I've tried inserting an i64 into a v2i64,
which generates valid code but rather a number of stores and loads on the
stack instead of a single movq2dq.
Looking though the code, I found a pattern for