Displaying 2 results from an estimated 2 matches for "etc2_rg11".
Did you mean:
etc2_r11
2015 Dec 19
2
[PATCH] nvc0: add hardware ETC2 and ASTC support where possible
...FLOAT
#define NV50_TIC_0_FMT_BPTC_UFLOAT NVC0_TIC_0_FMT_BPTC_UFLOAT
+/* GK20A and GM107+ formats */
+#define NV50_TIC_0_FMT_ETC2_RGB 0x06
+#define NV50_TIC_0_FMT_ETC2_RGBA1 0x0a
+#define NV50_TIC_0_FMT_ETC2_RGBA 0x0b
+#define NV50_TIC_0_FMT_ETC2_R11 0x19
+#define NV50_TIC_0_FMT_ETC2_RG11 0x1a
+
+/* On GK20A, the high bit goes elsewhere */
+#define NV50_TIC_0_FMT_ASTC_2D_4X4 0x40
+#define NV50_TIC_0_FMT_ASTC_2D_5X4 0x50
+#define NV50_TIC_0_FMT_ASTC_2D_5X5 0x41
+#define NV50_TIC_0_FMT_ASTC_2D_6X5 0x51
+#define NV50_TIC_0_FMT_ASTC_2D_6X6 0x42
+#define NV50_TIC_0_FMT_ASTC...
2015 Dec 19
0
[PATCH] nvc0: add hardware ETC2 and ASTC support where possible
...C_UFLOAT NVC0_TIC_0_FMT_BPTC_UFLOAT
>
> +/* GK20A and GM107+ formats */
> +#define NV50_TIC_0_FMT_ETC2_RGB 0x06
> +#define NV50_TIC_0_FMT_ETC2_RGBA1 0x0a
> +#define NV50_TIC_0_FMT_ETC2_RGBA 0x0b
> +#define NV50_TIC_0_FMT_ETC2_R11 0x19
> +#define NV50_TIC_0_FMT_ETC2_RG11 0x1a
> +
> +/* On GK20A, the high bit goes elsewhere */
> +#define NV50_TIC_0_FMT_ASTC_2D_4X4 0x40
> +#define NV50_TIC_0_FMT_ASTC_2D_5X4 0x50
> +#define NV50_TIC_0_FMT_ASTC_2D_5X5 0x41
> +#define NV50_TIC_0_FMT_ASTC_2D_6X5 0x51
> +#define NV50_TIC_0_FMT_ASTC_2D_6X6...