Displaying 7 results from an estimated 7 matches for "elt3".
Did you mean:
el3
2020 Jul 07
3
BUILD_VECTOR disambiguation
Hey devs,
>From ISDOpcodes.h...
/// BUILD_VECTOR(ELT0, ELT1, ELT2, ELT3,...) - Return a fixed-width vector
/// with the specified, possibly variable, elements. The number of elements
/// is required to be a power of two. The types of the operands must all be
/// the same and must match the vector element type, except that integer types
/// are allowed to be larger than...
2020 Jul 07
3
BUILD_VECTOR disambiguation
...: Tuesday, July 7, 2020 9:53 AM
> > To: LLVM Developers Mailing List <llvm-dev at lists.llvm.org>
> > Subject: [EXT] [llvm-dev] BUILD_VECTOR disambiguation
> >
> > Hey devs,
> >
> > From ISDOpcodes.h...
> >
> > /// BUILD_VECTOR(ELT0, ELT1, ELT2, ELT3,...) - Return a fixed-width vector
> > /// with the specified, possibly variable, elements. The number of elements
> > /// is required to be a power of two. The types of the operands must all be
> > /// the same and must match the vector element type, except that integer
> >...
2020 Jul 07
2
BUILD_VECTOR disambiguation
...List <llvm-dev at lists.llvm.org>
> > > > Subject: [EXT] [llvm-dev] BUILD_VECTOR disambiguation
> > > >
> > > > Hey devs,
> > > >
> > > > From ISDOpcodes.h...
> > > >
> > > > /// BUILD_VECTOR(ELT0, ELT1, ELT2, ELT3,...) - Return a fixed-width
> > > > vector /// with the specified, possibly variable, elements. The
> > > > number of elements /// is required to be a power of two. The types
> > > > of the operands must all be /// the same and must match the vector
> > >...
2019 Apr 04
5
[RFC] Changes to llvm.experimental.vector.reduce intrinsics
Hi all,
While working on a patch to improve codegen for fadd reductions on AArch64, I stumbled upon an outstanding issue with the experimental.vector.reduce.fadd/fmul intrinsics where the accumulator argument is ignored when fast-math is set on the intrinsic call. This behaviour is described in the LangRef (https://www.llvm.org/docs/LangRef.html#id1905) and is mentioned in
2010 Mar 17
2
[LLVMdev] llvm-gcc promotes i32 mul to i64 inside __muldi3
..._muldi3 (defined in llvm-gcc/gcc/libgcc2.c):
w.s.high += ((UWtype) uu.s.low * (UWtype) vv.s.high + (UWtype)
uu.s.high * (UWtype) vv.s.low);
llvm asm compiled with llvm-gcc -O2:
%20 = zext i32 %19 to i64 ; <i64> #uses=1
%21 = zext i32 %16 to i64 ; <i64> #uses=1
%22 = mul i64 %sroa.store.elt3, %u ; <i64> #uses=1
%23 = mul i64 %sroa.store.elt, %v ; <i64> #uses=1
%24 = add i64 %22, %23 ; <i64> #uses=1
%25 = add i64 %24, %21 ; <i64> #uses=1
%26 = shl i64 %25, 32 ; <i64> #uses=1
Regards,
Sergey Y.
2016 Mar 25
0
lowering of BUILD_VECTOR
...on which inserts an element from a
GPR to a Vector Register at a given index, i..e
vset <vector register> <gpr> <index>
at the moment my target only supports v4i32.
a comment for BUILD_VECTOR in the ISDOpcodes.h "says" the following:
/// BUILD_VECTOR(ELT0, ELT1, ELT2, ELT3,...) - Return a vector with the
/// specified, possibly variable, elements.
my questions are:
1. what are those elements?
2. i presume that elements can be of different types, i.e. register,
immediate, something else (don't know what). am i correct?
3. will the handling of BUILD_VECTOR if the...
2016 Nov 04
2
[RFC] Supporting ARM's SVE in LLVM
...nst;
Value* getReductionIntrinsic(IRBuilder<> &Builder,
const RecurrenceDescriptor& Desc, bool NoNaN,
Value* Src) const;
```
# SelectionDAG Nodes
## *ISD::BUILD_VECTOR* {#isdbuildvector}
`BUILD_VECTOR(ELT0, ELT1, ELT2, ELT3,...)`
This node takes as input a set of scalars to concatenate into a single vector.
By its very nature this node is incompatible with scalable vectors because
we don't know how many scalars it will takes to fill one. All common code
using this node has either been rewritten or bypassed.
##...