Displaying 7 results from an estimated 7 matches for "elt1".
Did you mean:
elt
2007 Apr 25
2
[LLVMdev] Work in progress patch to speed up andersen's implementation
...map_obstack_alloc (OBSTACK)
/* Do any cleanup needed on a bitmap when it is no longer used. */
#define BITMAP_FREE(BITMAP) \
((void)(bitmap_obstack_free (BITMAP), (BITMAP) = NULL))
/* Iterator for bitmaps. */
typedef struct
{
/* Pointer to the current bitmap element. */
bitmap_element *elt1;
/* Pointer to 2nd bitmap element when two are involved. */
bitmap_element *elt2;
/* Word within the current element. */
unsigned word_no;
/* Contents of the actually processed word. When finding next bit
it is shifted right, so that the actual bit is always the least
sign...
2020 Jul 07
3
BUILD_VECTOR disambiguation
Hey devs,
>From ISDOpcodes.h...
/// BUILD_VECTOR(ELT0, ELT1, ELT2, ELT3,...) - Return a fixed-width vector
/// with the specified, possibly variable, elements. The number of elements
/// is required to be a power of two. The types of the operands must all be
/// the same and must match the vector element type, except that integer types
/// are allowed to be...
2020 Jul 07
3
BUILD_VECTOR disambiguation
...t; > Sent: Tuesday, July 7, 2020 9:53 AM
> > To: LLVM Developers Mailing List <llvm-dev at lists.llvm.org>
> > Subject: [EXT] [llvm-dev] BUILD_VECTOR disambiguation
> >
> > Hey devs,
> >
> > From ISDOpcodes.h...
> >
> > /// BUILD_VECTOR(ELT0, ELT1, ELT2, ELT3,...) - Return a fixed-width vector
> > /// with the specified, possibly variable, elements. The number of elements
> > /// is required to be a power of two. The types of the operands must all be
> > /// the same and must match the vector element type, except that integ...
2020 Jul 07
2
BUILD_VECTOR disambiguation
...ers Mailing List <llvm-dev at lists.llvm.org>
> > > > Subject: [EXT] [llvm-dev] BUILD_VECTOR disambiguation
> > > >
> > > > Hey devs,
> > > >
> > > > From ISDOpcodes.h...
> > > >
> > > > /// BUILD_VECTOR(ELT0, ELT1, ELT2, ELT3,...) - Return a fixed-width
> > > > vector /// with the specified, possibly variable, elements. The
> > > > number of elements /// is required to be a power of two. The types
> > > > of the operands must all be /// the same and must match the vector
&...
2019 Apr 04
5
[RFC] Changes to llvm.experimental.vector.reduce intrinsics
Hi all,
While working on a patch to improve codegen for fadd reductions on AArch64, I stumbled upon an outstanding issue with the experimental.vector.reduce.fadd/fmul intrinsics where the accumulator argument is ignored when fast-math is set on the intrinsic call. This behaviour is described in the LangRef (https://www.llvm.org/docs/LangRef.html#id1905) and is mentioned in
2016 Mar 25
0
lowering of BUILD_VECTOR
...nt instruction which inserts an element from a
GPR to a Vector Register at a given index, i..e
vset <vector register> <gpr> <index>
at the moment my target only supports v4i32.
a comment for BUILD_VECTOR in the ISDOpcodes.h "says" the following:
/// BUILD_VECTOR(ELT0, ELT1, ELT2, ELT3,...) - Return a vector with the
/// specified, possibly variable, elements.
my questions are:
1. what are those elements?
2. i presume that elements can be of different types, i.e. register,
immediate, something else (don't know what). am i correct?
3. will the handling of BUILD_VE...
2016 Nov 04
2
[RFC] Supporting ARM's SVE in LLVM
...ol NoNaN) const;
Value* getReductionIntrinsic(IRBuilder<> &Builder,
const RecurrenceDescriptor& Desc, bool NoNaN,
Value* Src) const;
```
# SelectionDAG Nodes
## *ISD::BUILD_VECTOR* {#isdbuildvector}
`BUILD_VECTOR(ELT0, ELT1, ELT2, ELT3,...)`
This node takes as input a set of scalars to concatenate into a single vector.
By its very nature this node is incompatible with scalable vectors because
we don't know how many scalars it will takes to fill one. All common code
using this node has either been rewritten or by...