search for: ee364c71cc2

Displaying 5 results from an estimated 5 matches for "ee364c71cc2".

Did you mean: ee364c71cc2e
[PATCH RFC 03/15] drm/nouveau: replace **** with a hug
2018 Nov 30
2
[PATCH RFC 03/15] drm/nouveau: replace **** with a hug
...* on every INIT_RAM_RESTRICT_ZM_GROUP opcode. > * > * Preserving the non-caching behaviour on earlier chipsets just > diff --git a/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/fuc/macros.fuc b/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/fuc/macros.fuc > index 3737bd27f74e..ee364c71cc2e 100644 > --- a/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/fuc/macros.fuc > +++ b/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/fuc/macros.fuc > @@ -46,7 +46,7 @@ > #define NV_PPWR_INTR_EN_SET_SUBINTR 0x00000800 > #define NV_PPWR_INTR_EN_SET_WATCHDOG...
[PATCH RFC 03/15] drm/nouveau: replace **** with a hug
2018 Nov 30
0
[PATCH RFC 03/15] drm/nouveau: replace **** with a hug
...ontroller (somehow) by reading it * on every INIT_RAM_RESTRICT_ZM_GROUP opcode. * * Preserving the non-caching behaviour on earlier chipsets just diff --git a/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/fuc/macros.fuc b/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/fuc/macros.fuc index 3737bd27f74e..ee364c71cc2e 100644 --- a/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/fuc/macros.fuc +++ b/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/fuc/macros.fuc @@ -46,7 +46,7 @@ #define NV_PPWR_INTR_EN_SET_SUBINTR 0x00000800 #define NV_PPWR_INTR_EN_SET_WATCHDOG...
[PATCH RFC 03/15] drm/nouveau: replace **** with a hug
2018 Nov 30
0
[PATCH RFC 03/15] drm/nouveau: replace **** with a hug
..._RAM_RESTRICT_ZM_GROUP opcode. > > * > > * Preserving the non-caching behaviour on earlier chipsets just > > diff --git a/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/fuc/macros.fuc b/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/fuc/macros.fuc > > index 3737bd27f74e..ee364c71cc2e 100644 > > --- a/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/fuc/macros.fuc > > +++ b/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/fuc/macros.fuc > > @@ -46,7 +46,7 @@ > > #define NV_PPWR_INTR_EN_SET_SUBINTR 0x00000800 > > #define NV_PPWR_INT...
[PATCH RFC 03/15] drm/nouveau: replace **** with a hug
2018 Nov 30
1
[PATCH RFC 03/15] drm/nouveau: replace **** with a hug
...UP opcode. > > > * > > > * Preserving the non-caching behaviour on earlier chipsets just > > > diff --git a/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/fuc/macros.fuc b/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/fuc/macros.fuc > > > index 3737bd27f74e..ee364c71cc2e 100644 > > > --- a/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/fuc/macros.fuc > > > +++ b/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/fuc/macros.fuc > > > @@ -46,7 +46,7 @@ > > > #define NV_PPWR_INTR_EN_SET_SUBINTR 0x00000800 > >...
[PATCH RFC 00/15] Zero ****s, hugload of hugs <3
2018 Nov 30
8
[PATCH RFC 00/15] Zero ****s, hugload of hugs <3
In order to comply with the CoC, replace **** with a hug. Jarkko Sakkinen (15): MIPS: replace **** with a hug Documentation: replace **** with a hug drm/nouveau: replace **** with a hug m68k: replace **** with a hug parisc: replace **** with a hug cpufreq: replace **** with a hug ide: replace **** with a hug media: replace **** with a hug mtd: replace **** with a hug