Displaying 2 results from an estimated 2 matches for "ee27ff3e".
2007 Jun 06
0
[LLVMdev] Register based vector insert/extract
...___
> LLVM Developers mailing list
> LLVMdev at cs.uiuc.edu http://llvm.cs.uiuc.edu
> http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20070606/ee27ff3e/attachment.html>
2007 Jun 06
2
[LLVMdev] Register based vector insert/extract
On Apr 24, 2007, at 12:01 PM, Chris Lattner wrote:
> Yes, we need those. I think these are the major pieces needed.
> These are
> all relatively small and independent pieces, so we can tackle these
> one at
> a time.
<snip>
> 4. The DAG scheduler pass (which creates machine instrs from dag
> nodes)
> currently thinks of register operands as simple