Displaying 3 results from an estimated 3 matches for "e7558efd".
2018 Mar 02
0
generating multiple instructions for a single pattern
Hi Nagaraju,
Few suggestions split this into following steps.
1/ DAG Legalization : Custom lower the instruction (branch in your case)
appropriately in legalization to target specific DAG nodes and glue the
nodes together which you want scheduler should schedule together.
2/ Instruction Selection : Define patterns to match the custom DAG nodes.
Thus actual decision of creating multiple
2018 Mar 02
1
generating multiple instructions for a single pattern
...> LLVM Developers mailing list
>> llvm-dev at lists.llvm.org
>> http://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-dev
>>
>
>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20180302/e7558efd/attachment.html>
2018 Mar 02
4
generating multiple instructions for a single pattern
Hi All,
I am working on a target which requires to generated two
instructions for a single branch instruction.
ex:
imm 1
br r4,0xabcd
branch address is 0x1abcd, imm has the upper 16 bits and br has
lower 16 bits.
Can anyone let me know how to write these kind of patterns in the
InstrInfo.td file.
Thanks in Advance,
Nagaraju