Displaying 3 results from an estimated 3 matches for "e435dfff".
2010 Aug 31
0
[LLVMdev] Register design decision for backend
On Aug 31, 2010, at 1:06 PM, Borja Ferrer wrote:
> Incase i wasnt clear enough i'll expose a simple example using the common known x86 arch.
> AX is composed by AL and AH (AX and AH are subregs of AX), now assume x86 can only add regs of 8 bits, so if a i16 number is stored in AX it should get splitted into AL and AH so that the 8 bit addition pattern is matched.
>
> If this is
2010 Sep 01
3
[LLVMdev] Register design decision for backend
...h their widest regs, but my case is
different because im working with register pairs and machine instructions
can only work with the pair parts.
Thanks.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20100901/e435dfff/attachment.html>
2010 Aug 31
2
[LLVMdev] Register design decision for backend
Hello Jeff, you're the first one to reply to my question :)
I got a bit confused with the fact you said that the subregister class is
larger than the superregister class. As far as i understood or what i tried
to do with my code is to define a register pair composed of two 8 bit
registers the way i described in my previous message. So R1R0 in WDREGS is
directly mapped into R0 and R1 of GPR8.