Displaying 4 results from an estimated 4 matches for "ds11".
Did you mean:
  ds1
  
2019 Nov 20
4
Tablegen PAT limitation?
...t;ABC", [v1i16, v1f16], 16, (add
 
  
    IA, IB, IC, ID, IE, IF, IG, IH
 
  
  )>;
 
 
  
 
 
   
def SGPR32 : RegisterClass<"ABC", [ i32, f32 ], 32, (add 
 
  
    DS0, DS1, DS2, DS3, DS4, DS5, DS6, DS7, DS8, DS9, DS10,DS11,
 
  
              DS12, DS13, DS14, DS15
 
  
  )>;
 
 
  
 
 
   
def uimm2 : Operand<i32>, ImmLeaf<i32, [{return isUInt<2>(Imm);}]>...
2019 Nov 21
2
Tablegen PAT limitation?
...t;ABC", [v1i16, v1f16], 16, (add
 
  
    IA, IB, IC, ID, IE, IF, IG, IH
 
  
  )>;
 
 
  
 
 
   
def SGPR32 : RegisterClass<"ABC", [ i32, f32 ], 32, (add 
 
  
    DS0, DS1, DS2, DS3, DS4, DS5, DS6, DS7, DS8, DS9, DS10,DS11,
 
  
              DS12, DS13, DS14, DS15
 
  
  )>;
 
 
  
 
 
   
def uimm2 : Operand<i32>, ImmLeaf<i32, [{return isUInt<2>(Imm);}]> {
 
  
&a...
2019 Nov 22
2
Tablegen PAT limitation?
...t;ABC", [v1i16, v1f16], 16, (add
 
  
    IA, IB, IC, ID, IE, IF, IG, IH
 
  
  )>;
 
 
  
 
 
   
def SGPR32 : RegisterClass<"ABC", [ i32, f32 ], 32, (add 
 
  
    DS0, DS1, DS2, DS3, DS4, DS5, DS6, DS7, DS8, DS9, DS10,DS11,
 
  
              DS12, DS13, DS14, DS15
 
  
  )>;
 
 
  
 
 
   
def uimm2 : Operand<i32>, ImmLeaf<i32, [{return isUInt<2>(Imm);}]> {
 
  
 ...
2019 Nov 25
2
Tablegen PAT limitation?
...t;ABC", [v1i16, v1f16], 16, (add
 
  
    IA, IB, IC, ID, IE, IF, IG, IH
 
  
  )>;
 
 
  
 
 
   
def SGPR32 : RegisterClass<"ABC", [ i32, f32 ], 32, (add 
 
  
    DS0, DS1, DS2, DS3, DS4, DS5, DS6, DS7, DS8, DS9, DS10,DS11,
 
  
              DS12, DS13, DS14, DS15
 
  
  )>;
 
 
  
 
 
   
def uimm2 : Operand<i32>, ImmLeaf<i32, [{return isUInt<2>(Imm);}]> {
 
  
  let Parse...