Displaying 5 results from an estimated 5 matches for "createtdrrlistdagschedul".
Did you mean:
createtdrrlistdagscheduler
2009 Apr 07
2
[LLVMdev] Link error building llc
...n
`ForceCodegenLinking':
/home/neale/LLVM/llvm/include/llvm/CodeGen/LinkAllCodegenComponents.h:45:
undefined reference to
`llvm::createBURRListDAGScheduler(llvm::SelectionDAGISel*, bool)'
/home/neale/LLVM/llvm/include/llvm/CodeGen/LinkAllCodegenComponents.h:46:
undefined reference to
`llvm::createTDRRListDAGScheduler(llvm::SelectionDAGISel*, bool)'
/home/neale/LLVM/llvm/include/llvm/CodeGen/LinkAllCodegenComponents.h:47:
undefined reference to
`llvm::createTDListDAGScheduler(llvm::SelectionDAGISel*, bool)'
/home/neale/LLVM/llvm/include/llvm/CodeGen/LinkAllCodegenComponents.h:48:
undefined reference to...
2009 Apr 07
0
[LLVMdev] Link error building llc
Hello, Neale
> These entry points are in modules that have been compiled and placed into an
> archive. (e.g. llvm::createBURRListDAGScheduler is in ScheduleDAGRRList.cpp
> whose object is placed in ./Debug/lib/libLLVMSelectionDAG.a).
>
> I'm sure I've missed a configuration option or something trivial like that
> but my newbie brain can't determine what it is.
make
2007 Dec 13
1
[LLVMdev] building LLVM with just the C backend
...llCodegenComponents.h:41: undefined reference to
`llvm::createBURRListDAGScheduler(llvm::SelectionDAGISel*,
llvm::SelectionDAG*, llvm::MachineBasicBlock*)'
/home/foad/svn/antix/toolchain/trunk/toolchain/llvm/llvm/include/llvm/CodeGe
n/LinkAllCodegenComponents.h:42: undefined reference to
`llvm::createTDRRListDAGScheduler(llvm::SelectionDAGISel*,
llvm::SelectionDAG*, llvm::MachineBasicBlock*)'
/home/foad/svn/antix/toolchain/trunk/toolchain/llvm/llvm/include/llvm/CodeGe
n/LinkAllCodegenComponents.h:43: undefined reference to
`llvm::createTDListDAGScheduler(llvm::SelectionDAGISel*,
llvm::SelectionDAG*, llvm::Mac...
2007 Oct 09
1
[LLVMdev] Supporting pre-allocated registers in LLVM
Quoting Bill Wendling <isanbard at gmail.com>:
> Hi Nikolaos,
>
> I have an alpha version of Chow & Hennesey's priority-based graph
> coloring algorithm. It's suffering from some bit-rotting -- e.g.,
> there's some trouble with how it calculates "forbidden" registers.
> You're welcome to the code, if you'd like to hack on it. I've been
2009 Apr 09
2
[LLVMdev] Link error building llc
...n
`ForceCodegenLinking':
/home/neale/LLVM/llvm/include/llvm/CodeGen/LinkAllCodegenComponents.h:45:
undefined reference to
`llvm::createBURRListDAGScheduler(llvm::SelectionDAGISel*, bool)'
/home/neale/LLVM/llvm/include/llvm/CodeGen/LinkAllCodegenComponents.h:46:
undefined reference to
`llvm::createTDRRListDAGScheduler(llvm::SelectionDAGISel*, bool)'
/home/neale/LLVM/llvm/include/llvm/CodeGen/LinkAllCodegenComponents.h:47:
undefined reference to
`llvm::createTDListDAGScheduler(llvm::SelectionDAGISel*, bool)'
/home/neale/LLVM/llvm/include/llvm/CodeGen/LinkAllCodegenComponents.h:48:
undefined reference to...