search for: carters

Displaying 20 results from an estimated 1582 matches for "carters".

Did you mean: carter
2010 Jul 08
3
One account can access samba, another can't.
My wife and I each have our own workstation dual-booting WinXP and Gentoo Linux. We also have a third which runs Gentoo all the time. I wanted to set up samba on the third box and provide some extra storage space for both our Windows installs. It worked for a few days, then all of a sudden it stopped letting my account (michael) in while still letting my wife's account (amy) use the share.
2011 Oct 28
2
[LLVMdev] Itineraries in the powerpc backend
Thanks Hal. On Fri, Oct 28, 2011 at 2:19 AM, Hal Finkel <hfinkel at anl.gov> wrote: > Carter, > > In my opinion (and I was the one who committed the changes in question), > it depends on the hardware. The pipeline descriptions are for the PPC > 440, which is an embedded PPC chip use in a variety of places. As such, > it is a fairly specific target, and using
2011 Oct 29
0
[LLVMdev] Itineraries in the powerpc backend
I hope you don't mind if do have a follow up question- is code in place in the code generation supporting "proper" scheduling via the processor itineraries in LLVM? On Fri, Oct 28, 2011 at 8:47 PM, Carter Cheng <cartercheng at gmail.com> wrote: > Thanks Hal. > > On Fri, Oct 28, 2011 at 2:19 AM, Hal Finkel <hfinkel at anl.gov> wrote: > >> Carter,
2008 Jul 31
3
[LLVMdev] LLVM JIT: How to install a callback for a function loaded in at runtime
Hello, This is probably a bit of a beginner's question but I am new to LLVM I have been examining the possibility of constructing something similar to the JnJVM for a language which supports dynamic class loading. The problem I am having is determining how the JIT system allows for dynamic loading of functions into the JIT. The paper indicates the JnJVM use some sort of callback when the JIT
2012 Feb 28
0
[LLVMdev] Invitation to connect on LinkedIn
LinkedIn ------------ Carter Cheng requested to add you as a connection on LinkedIn: ------------------------------------------ Jian, I'd like to add you to my professional network on LinkedIn. - Carter Accept invitation from Carter Cheng
2009 Aug 17
2
[LLVMdev] ARMSchedule.td MipsSchedule.td etc.
I apologize if this has been asked before but which classes utilize the information in these files? I am asking since I am trying to extend the MIPS backend to 64bit among other things. Thanks in advance, Carter.
2009 Aug 18
1
[LLVMdev] ARMSchedule.td MipsSchedule.td etc.
Yes. But it is not really being used by most (any?) targets because post-RA scheduling is disabled by default. Also, the existing model is very limited in what types of micro-architectures can be described. I've been extending it to enable scheduling of multi-issue targets, targets with overlapping FU usage, and targets that use and define registers in multiple pipeline stages. See
2009 Aug 18
0
[LLVMdev] ARMSchedule.td MipsSchedule.td etc.
Actually after some digging I managed to answer these questions for myself. I am guessing that this information is used by the Schedule* classes in CodeGen. --- On Mon, 8/17/09, Carter Cheng <carter_cheng at yahoo.com> wrote: > From: Carter Cheng <carter_cheng at yahoo.com> > Subject: [LLVMdev] ARMSchedule.td MipsSchedule.td etc. > To: llvmdev at cs.uiuc.edu > Date:
2008 Aug 01
0
[LLVMdev] LLVM JIT: How to install a callback for a function loaded in at runtime
Hi Carter, Carter Cheng wrote: > Hello, > > This is probably a bit of a beginner's question but I am new to LLVM > I have been examining the possibility of constructing something similar to the JnJVM for a language which supports dynamic class loading. The problem I am having is determining how the JIT system allows for dynamic loading of functions into the JIT. The paper
2011 Oct 27
2
[LLVMdev] Itineraries in the powerpc backend
Hello, I was looking over some of the Target commits. I did notice some detailed pipeline descriptions in the ppc backends. I havent noticed anything in the literature describing this technique. Is this a standard approach for mapping SSA to hardware? Thanks in advance, Carter. -------------- next part -------------- An HTML attachment was scrubbed... URL:
2005 Mar 12
1
Broadvoice outgoing problems
Hello All, I'm just getting into *, and trying to use a Broadvoice account. It works inbound, but Outbound fails no matter what sip.conf parameters I try. From the recent posts here I think it could be: A bad CVS release - I will try to download and build from a new one Broadvoice not challenging and/or Asterisk not responding with an Authorization: in the INVITE header. I am
2011 Aug 13
3
[LLVMdev] invoke unwind instruction support in 2.9
Hello, I was looking over the documentation support for exceptions and it indicates that the invoke unwind support is incomplete. Is this still the case in 2.9? Regards, Carter. -------------- next part -------------- An HTML attachment was scrubbed... URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20110814/400bcca0/attachment.html>
2012 Jan 13
1
[LLVMdev] llvm-mc standalone assemblers and testing
Jim, What I am doing is modeling from ARM and X86 just enough to get "hello world" to produce correct ELF output. >From many years of experience I know this will leave me with little understanding of what is going on and I will need to have this understanding to really add long term value. Maybe my questions will help frame the how-to-and-why documentation. I think my first patch
2005 Jan 20
5
Stumped on LD questions......
OK.. I'm up to my eyes in LD BS! I can't for the life of me understand how any carrier, either VoIP or traditional service provider can make heads or tails of how to hand off an * based call to an LD provider. Every provider I talk to, says I have to have a traditional T1 put in to their respective networks. I don't want to do this. I want a LD provider that can take a IP, SIP, IAX
2008 Jun 11
19
Which Wine Download?
Hi, Which of the various Wine downloads on the download page should I get for PCLinuxOS? Thanks. Stephen Carter
2012 Jan 12
2
[LLVMdev] llvm-mc standalone assemblers and testing
We are already generating object directly. It is on my roadmap to implement the standalone assembler, but I was hoping for some suggestions ;-) My target is Mips and I have started looking at what ARM does. If there is a better model or how-to guide I'd like to know. Thanks, Jack ________________________________ From: Owen Anderson [resistor at mac.com] Sent: Wednesday, January 11, 2012
2011 Oct 28
0
[LLVMdev] Itineraries in the powerpc backend
Carter, In my opinion (and I was the one who committed the changes in question), it depends on the hardware. The pipeline descriptions are for the PPC 440, which is an embedded PPC chip use in a variety of places. As such, it is a fairly specific target, and using pipeline-hazard-based scheduling for specific embedded targets is not uncommon. The backends for ARM and MBlaze have similar pipeline
2007 Sep 21
1
rsync backup not working&In-Reply-To=
Skipped content of type multipart/alternative-------------- next part -------------- BEGIN:VCARD VERSION:2.1 X-GWTYPE:USER FN:Todd Carter EMAIL;WORK;PREF;NGW:Todd.Carter@rlusd.org N:Carter;Todd TITLE:Netware & Groupwise Admin END:VCARD
2002 Oct 27
2
[LLVMdev] Compile error in include/Support/GraphWriter.h
Issue: GraphWriter includes <ostream>, which my gcc2 apparently thinks is <ostream.h>. Fix: Make a new <Support/ostream> that handles this discrepancy, ala <Support/hash_set>. -- Casey Carter Casey at Carter.net ccarter at uiuc.edu AIM: cartec69 -------------- next part -------------- An embedded and charset-unspecified text was scrubbed... Name: patch URL:
2019 Jul 05
2
Allocating shadow tables at the bottom of memory on Linux.
Hello, I have been working on a llvm instrumentation pass as an exercise to get up to speed on how llvm operates. I am curious about what the best way would be to create a shadow table at a fixed address in low memory starting at 0x10000 and extending upwards. I am unclear about the correct approach from looking at the DataFlowSanitizer since getOrInsertGlobal seems to be used on a limited number