search for: call16

Displaying 20 results from an estimated 28 matches for "call16".

Did you mean: call1
2013 Jul 26
0
[LLVMdev] floor
...elper function for floor_ but not for floor, because the signature for floor in callee info is wrong. Args[0] = void RetTy = void /local/llvmpb_config/install/bin/clang -target mipsel-linux-gnu floor1.c -o floor1.s -mips16 -S -fPIC ..... lw $3, %got(x)($2) lw $4, 0($3) lw $5, 4($3) lw $6, %call16(floor)($2) move $25, $6 move $gp, $2 sw $2, 20 ( $16 ); sw $3, 16 ( $16 ); jalrc $6 sw $3, 36($16) sw $2, 32($16) lw $2, 16 ( $16 ); lw $5, 4($2) lw $4, 0($2) lw $3, 20 ( $16 ); lw $2, %call16(floor_)($3) lw $6, %got(__mips16_call_stub_df_2)($3) move $gp, $3 jalrc $6 .... On 07/...
2013 Jul 26
2
[LLVMdev] floor
I'm getting some problems because it seems that the compiler is treating "floor" differently from other math library functions like "sin". The Args and RetVal have the parameter and return types marked as void. For mips16, it's important that I be able to know the original signature for floating point functions. In some cases, need to create calls to helper
2013 Sep 02
0
[LLVMdev] .globl
...$18, 24($sp) # 4-byte Folded Spill sw $17, 20($sp) # 4-byte Folded Spill sw $16, 16($sp) # 4-byte Folded Spill $tmp3: .cfi_offset 31, -4 $tmp4: .cfi_offset 18, -8 $tmp5: .cfi_offset 17, -12 $tmp6: .cfi_offset 16, -16 addu $16, $2, $25 move $17, $4 lw $18, %call16(foo)($16) $BB0_1: # %loop # =>This Inner Loop Header: Depth=1 move $25, $18 jalr $25 move $gp, $16 addiu $17, $17, -1 bnez $17, $BB0_1 nop # BB#2: # %exit lw $16, 16($sp) # 4...
2013 Aug 29
2
[LLVMdev] .globl
I need to be able to emit .globl for the soft float routines used by mips16. The routines are called but there is no .globl definition for them. How can I do this? Background: I have a strange issue that I encountered with mips16 hard float. Part of mips16 hard float is to emit calls to runtime routines with the same signature as usual soft float routines, except that they are implemented
2010 Sep 29
0
[LLVMdev] spilling & xmm register usage
...ll.i.i, 0x3FCDA67120000000 > %tmp6.i.i = fadd float %tmp5.i.i, 1.000000e+00 > %tmp7.i.i = fdiv float 1.000000e+00, %tmp6.i.i > %tmp11.i.i = fsub float -0.000000e+00, %tmp53.i > %tmp13.i.i = fmul float %tmp53.i, %tmp11.i.i > %tmp15.i.i = fdiv float %tmp13.i.i, 2.000000e+00 > %call16.i.i = tail call float @llvm.exp.f32(float %tmp15.i.i) nounwind > %tmp17.i.i = fmul float %call16.i.i, 0x3FD9884540000000 > %tmp19.i.i = fmul float %tmp17.i.i, %tmp7.i.i > %tmp29.i.i = fmul float %tmp7.i.i, 0x3FF548CDE0000000 > %tmp30.i.i = fadd float %tmp29.i.i, 0xBFFD23DD40000000 &...
2010 Sep 29
3
[LLVMdev] spilling & xmm register usage
Hello everybody, I have stumbled upon a test case (the attached module is a slightly reduced version) that shows extremely reduced performance on linux compared to windows when executed using LLVM's JIT. We narrowed the problem down to the actual code being generated, the source IR on both systems is the same. Try compiling the attached module: llc -O3 -filetype=asm -o BAD.s BAD.ll Under
2014 May 29
0
syslinux (pxelinux.0) debug prints
...rently that???s why I don???t see the prints. I don???t think ldlinux.c32 is loaded yet. how I can print messages in the beginning of pxelinux.0 For example, I need to add print to the following places: pxe_fs_init() in core/fs/pxe/pxe.c gpxe_init in core/fs/pxe/bios.c pxe_call in core/fs/pxe/pxe.c call16 in core/call16.c To be more specific, I have a problem with versions later than 5.01. Until version 5.01 I can boot as usual with no issues. However, when I use pselinux.0 version 5.02 and up, the following problem happens: 1. My PXE driver loads and the links are up 2. The interface...
2016 Oct 15
3
How to remove memcpy
...sp, -1664 sw $ra, 1660($sp) # 4-byte Folded Spill sw $fp, 1656($sp) # 4-byte Folded Spill sw $17, 1652($sp) # 4-byte Folded Spill sw $16, 1648($sp) # 4-byte Folded Spill move $fp, $sp addu $17, $2, $25 lw $1, %got($main.a)($17) addiu $5, $1, %lo($main.a) lw $25, %call16(memcpy)($17) addiu $16, $fp, 1248 move $4, $16 addiu $6, $zero, 400 jalr $25 move $gp, $17 lw $1, %got($main.b)($17) addiu $5, $1, %lo($main.b) lw $25, %call16(memcpy)($17) addiu $17, $fp, 848 move $4, $17 jalr $25 addiu $6, $zero, 400 sw $zero, 820($fp) sw $zero, 844($fp) addiu $2, $fp, 420 b $BB0...
2014 May 29
3
syslinux (pxelinux.0) debug prints
On May 29, 2014 5:25 AM, "Wissam Shoukair" <wissams at mellanox.com> wrote: > > Hi Gene, > > I was wondering how I can set the ?printf? output to be visible on the screen? (I?m using syslinux-6.03-pre02) printf () or dprintf ()? You need to watch what functions are available at the time you want to print. For example, printf isn't available until ldlinux.c32 is
2013 Feb 20
3
[LLVMdev] Is va_arg correct on Mips backend?
...sp) b $BB0_1 nop $BB0_6: lw $1, 0($3) lw $3, 56($sp) bne $1, $3, $BB0_8 lw $2, 40($sp) # BB#7: # %SP_return lw $ra, 60($sp) # 4-byte Folded Reload jr $ra addiu $sp, $sp, 64 $BB0_8: # %CallStackCheckFailBlk lw $25, %call16(__stack_chk_fail)($gp) jalr $25 nop .set at .set macro .set reorder .end _Z5sum_iiz $tmp4: .size _Z5sum_iiz, ($tmp4)-_Z5sum_iiz .cfi_endproc .globl main .align 2 .type main, at function .set nomips16 # @main .ent main main: .cfi_startproc .frame $sp,48,$ra .mask 0x8...
2013 Feb 20
0
[LLVMdev] Is va_arg correct on Mips backend?
...3) > lw $3, 56($sp) > bne $1, $3, $BB0_8 > lw $2, 40($sp) > # BB#7: # %SP_return > lw $ra, 60($sp) # 4-byte Folded Reload > jr $ra > addiu $sp, $sp, 64 > $BB0_8: # %CallStackCheckFailBlk > lw $25, %call16(__stack_chk_fail)($gp) > jalr $25 > nop > .set at > .set macro > .set reorder > .end _Z5sum_iiz > $tmp4: > .size _Z5sum_iiz, ($tmp4)-_Z5sum_iiz > .cfi_endproc > > .globl main > .align 2 > .type main, at function > .set nomips16 # @main > ....
2011 May 25
1
[GIT PULL] elflink ldlinux
Hi, These patches contain support for some features that are already in Syslinux 4 but weren't working properly on the elflink branch. It's another step closer to feature parity with Syslinux 4. Having to jump through the comboot API for localboot support is less than ideal and I'll eventually fix that, probably when we move a big chunk of code from asm to C. Also, there's a
2018 Sep 06
3
How to add Loongson ISA for Mips target?
...move $fp,$sp lui $28,%hi(%neg(%gp_rel(main))) daddu $28,$28,$25 daddiu $28,$28,%lo(%neg(%gp_rel(main))) move $2,$4 sd $5,8($fp) sll $2,$2,0 sw $2,0($fp) ld $2,%got_page(.LC0)($28) daddiu $4,$2,%got_ofst(.LC0) ld $2,%call16(puts)($28) move $25,$2 .reloc 1f,R_MIPS_JALR,puts 1: jalr $25 nop move $2,$0 move $sp,$fp gslq $31,$fp,32($sp) ld $28,24($sp) daddiu $sp,$sp,48 j $31 nop .set macro .set reorder .end main...
2013 Feb 19
0
[LLVMdev] Is va_arg correct on Mips backend?
Which part of the generated code do you think is not correct? Could you be more specific? I compiled this program with clang and ran it on a mips board. It returns the expected result (21). On Tue, Feb 19, 2013 at 4:15 AM, Jonathan <gamma_chen at yahoo.com.tw> wrote: > I check the Mips backend for the following C code fragment compile result. > It seems not correct. Is it my
2013 Feb 19
2
[LLVMdev] Is va_arg correct on Mips backend?
I check the Mips backend for the following C code fragment compile result. It seems not correct. Is it my misunderstand or it's a bug. //ch8_3.cpp #include <stdarg.h> int sum_i(int amount, ...) { int i = 0; int val = 0; int sum = 0; va_list vl; va_start(vl, amount); for (i = 0; i < amount; i++) { val = va_arg(vl, int); sum += val; } va_end(vl);
2013 Feb 04
2
[LLVMdev] Problem with PTX assembly printing (NVPTX backend)
...t main main: .frame $sp,24,$ra .mask 0x80000000,-4 .fmask 0x00000000,0 .set noreorder .set nomacro .set noat # BB#0: lui $2, %hi(_gp_disp) addiu $2, $2, %lo(_gp_disp) addiu $sp, $sp, -24 sw $ra, 20($sp) # 4-byte Folded Spill addu $gp, $2, $25 lw $1, %got($str)($gp) lw $25, %call16(puts)($gp) jalr $25 addiu $4, $1, %lo($str) addiu $2, $zero, 0 lw $ra, 20($sp) # 4-byte Folded Reload jr $ra addiu $sp, $sp, 24 .set at .set macro .set reorder .end main $tmp2: .size main, ($tmp2)-main .type $str, at object # @str .section .rodata.str1.4,"aM...
2018 Sep 06
2
How to add Loongson ISA for Mips target?
...addu $28,$28,$25 >> daddiu $28,$28,%lo(%neg(%gp_rel(main))) >> move $2,$4 >> sd $5,8($fp) >> sll $2,$2,0 >> sw $2,0($fp) >> ld $2,%got_page(.LC0)($28) >> daddiu $4,$2,%got_ofst(.LC0) >> ld $2,%call16(puts)($28) >> move $25,$2 >> .reloc 1f,R_MIPS_JALR,puts >> 1: jalr $25 >> nop >> >> move $2,$0 >> move $sp,$fp >> gslq $31,$fp,32($sp) >> ld $28,24($sp) >> daddiu $sp,$sp,48 >&...
2011 Dec 29
6
tftp with pxelinux.0 from syslinux 4.10-pre17
Hello everybody, setting up a netboot server for a really huge network I decided to go with what will be syslinux 4.10 to get support for http transfers. The setup works on my notebook, booting another notebook directly connected. However it fails with a more complex setup: A virtual machine on the second notebook bridged to the ethernet device does not boot, systems from other networks with a
2013 Feb 04
0
[LLVMdev] Problem with PTX assembly printing (NVPTX backend)
...> # BB#0: > lui $2, %hi(_gp_disp) > addiu $2, $2, %lo(_gp_disp) > addiu $sp, $sp, -24 > sw $ra, 20($sp) # 4-byte Folded Spill > addu $gp, $2, $25 > lw $1, %got($str)($gp) > lw $25, %call16(puts)($gp) > jalr $25 > addiu $4, $1, %lo($str) > addiu $2, $zero, 0 > lw $ra, 20($sp) # 4-byte Folded Reload > jr $ra > addiu $sp, $sp, 24 > .set at > .set macro >...
2019 Jan 18
0
[klibc:master] mips/mips64: simplify crt0 code
...on - daddiu gp,gp,%lo(_gp) # merge lowest "halfword" - - daddiu a0, sp, 64 # Pointer to ELF entry structure +NESTED(__start, 0, ra) + move a0, sp # Pointer to ELF entry structure move a1, v0 # Kernel-provided atexit() pointer + and sp, -16 # Align stack to 16 bytes - ld t9, %call16(__libc_init)(gp) - jalr t9 + jal __libc_init + teq zero, zero # Crash if we return END(__start)