Displaying 2 results from an estimated 2 matches for "c6854bb3".
2013 Nov 11
2
[LLVMdev] basic block missing after MachineInstr packetizing
Hi, all,
When I schedule machine instructions in a VLIW way and packetize them, a
problem is encountered, and I will show it use a simplified case as follows.
############ original instruction sequence
...
insn1
...
jump LBB0_xx
...
LBB0_xx:
...
############ expected instruction sequence after scheduling and packetizing
insn1; jump LBB0_xx
...
LBB0_xx:
...
############ generated instruction
2014 Jan 09
2
[LLVMdev] basic block missing after MachineInstr packetizing
...ence to LBB0_xx has to be maintained?
>
>
>
> Thanks ahead!
>
>
> --
>
> 杨勇勇 (Yang Yong-Yong)
>
--
杨勇勇 (Yang Yong-Yong)
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20140109/c6854bb3/attachment.html>