search for: c61f8351

> LLVM's register coalescer and allocator don't try to reschedule > instructions, which seems to be required here. > I think you're right. Looking at the instruction schedules before register allocation, shows that it's scheduling the load before the zero move in one case but not the other. Is there an easy way I can trick the scheduler into putting these in the right