Displaying 3 results from an estimated 3 matches for "b5ad25f8".
Did you mean:
b5ad25508
2009 Dec 16
0
[LLVMdev] Early-clobber constraint in TableGen
On Tuesday 15 December 2009 18:01, Jim Grosbach wrote:
> For a usage example, I've included in the patch the modification to
> use the constraint for the STREX ARM instruction.
Your example is:
constraints = "@early $success"
Why not spell it as:
constraints = "$success != $src", "$success != $ptr"
The grammar would change to something like:
2009 Dec 16
2
[LLVMdev] Early-clobber constraint in TableGen
All,
I've attached a small patch that adds a new early-clobber operand
constraint option to TableGen and would like to get feedback before
proceding.
As background, the ARM store-exclusive instruction (STREX) stores a
success result code in a register operand, and that register cannot be
the same register as either the source of the value to be stored, or
the base address.
2009 Dec 16
2
[LLVMdev] Early-clobber constraint in TableGen
...uot; means.
Perhaps spelling it out more fully with "earlyclobber" rather than
"early" would help?
Thanks for the feedback!
-Jim
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20091215/b5ad25f8/attachment.html>