Displaying 5 results from an estimated 5 matches for "and2".
Did you mean:
and
2014 Jul 22
2
[LLVMdev] InsertElementInst and ExtractElementInst
...d later on I try to load one instruction from the vector. The
insertion seems to work, however, when I try to load a specific
instruction from a vector I seems that it does not work.
This is the part of my IR:
%"ins or1" = insertelement <3 x i32> undef, i32 %38, i32 0
%"ins and2" = insertelement <3 x i32> undef, i32 %41, i32 1
%"ins xor3" = insertelement <3 x i32> undef, i32 %43, i32 2
%extract4 = extractelement <3 x i32> undef, i32 %35
...
store i32 %extract4, i32* %46, align 4
The output of my program is different that the expected one,...
2016 Sep 13
3
undef * 0
Hi Soham,
You're right that in LLVM IR arithmetic (with the current definition
of `undef`) is not distributive. You can't replace `A * (B + C)` with
`A * B + A * C` in general, since (exactly as you said) for A =
`undef`, B = `1`, C = `-1` the former always computes `0` while the
latter computes `undef`. This is fundamentally because replacing `A *
(B + C)` with `A * B + A * C`
2013 Sep 17
16
Xen VGA Passthrough - GTX 480 successfully quadrified to quadro 6000 (softmod) - more than 4GB of RAM for Win XP 64 Bits
Hi Gordan,
I received my Asus GTX 480 today (bought on ebay).
Finally I succeeded in
- quadrifying my GTX 480 into a Quadro 6000 ( softmod).
- overpassing the 3-4GB of RAM on Windows XP 64 bits (domU) by applying a well known patch for Xen.
- playing Crysis 2 and Darksiders II for a few minutes.
http://img11.hostingpics.net/pics/953254ScreenshotXenSoftModedQuadro6000.png
Using nvlfash I
2016 Sep 13
2
undef * 0
...fine i32 @_Z3foov() #0 {
entry:
%a = alloca i32, align 4
%b = alloca i32, align 4
%0 = load i32, i32* %a, align 4
%1 = load i32, i32* %b, align 4
%neg = xor i32 %1, -1
%and = and i32 %0, %neg
%2 = load i32, i32* %a, align 4
%neg1 = xor i32 %2, -1
%3 = load i32, i32* %b, align 4
%and2 = and i32 %neg1, %3
%or = or i32 %and, %and2
ret i32 %or
}
Here %or must return some constant e.g. 0.
optimized IR // opt -O3 udf.ll -S
-------------------
define i32 @_Z3foov() #0 {
entry:
ret i32 undef
}
> Sanjoy Das wrote:
> > Here is a simpler example of a similar issue: `X...
2017 Nov 30
2
TwoAddressInstructionPass bug?
...0/6c2aea24/attachment.bin>
-------------- next part --------------
; ModuleID = '/home/ijonpan/llvm/llvm-dev/test/CodeGen/SystemZ/asm-18.ll'
source_filename = "/home/ijonpan/llvm/llvm-dev/test/CodeGen/SystemZ/asm-18.ll"
define i32 @f23(i32 %old) {
%and1 = and i32 %old, 14
%and2 = and i32 %old, 254
%res1 = call i32 asm "stepa $1, $2, $3", "=h,r,r,0"(i32 %old, i32 %and1, i32 %and2)
%and3 = and i32 %res1, 127
%and4 = and i32 %res1, 128
%res2 = call i32 asm "stepb $1, $2, $3", "=r,h,h,0"(i32 %res1, i32 %and3, i32 %and4)
ret i3...