search for: alsu

Current hwrng core supports to register multiple hwrng devices, and there is only one device really works in the same time. QEMU alsu supports to have multiple virtio-rng backends. This patch changes virtio-rng driver to support multiple virtio-rng devices. ]# cat /sys/class/misc/hw_random/rng_available virtio_rng.0 virtio_rng.1 ]# cat /sys/class/misc/hw_random/rng_current virtio_rng.0 ]# echo -n virtio_rng.1 > /sys/class/mi...

Current hwrng core supports to register multiple hwrng devices, and there is only one device really works in the same time. QEMU alsu supports to have multiple virtio-rng backends. This patch changes virtio-rng driver to support multiple virtio-rng devices. ]# cat /sys/class/misc/hw_random/rng_available virtio_rng.0 virtio_rng.1 ]# cat /sys/class/misc/hw_random/rng_current virtio_rng.0 ]# echo -n virtio_rng.1 > /sys/class/mi...

Hi, Currently I am in the process of understanding the LLVM code base. For this purpose I am trying to implement the traditional Available Expressions analysis (as in ALSU, based on lexical aspect of an expression). First, we have to define the notion of an expressions. And, given an instruction, we have to define expressions generated by the Instruction and other expressions killed by this instruction. Say for example, in the following code segment %1 = call i8*...

Hi, Currently I am in the process of understanding the LLVM code base. For this purpose I am trying to implement the traditional Available Expressions analysis (as in ALSU, based on lexical aspect of an expression). So, given an instruction, we have to define expressions generated by the Instruction and other expressions killed by this instruction. Say for example, in the following code segment %1 = call i8* @malloc(i32 4) ; <i8*> [#uses=1...