Displaying 2 results from an estimated 2 matches for "aee951dc".
2013 Mar 21
0
[LLVMdev] Simpler types in TableGen isel patterns
...a thought experiment than a critique. Making your
change won't impact my work and I don't feel strongly for, nor against,
this change.
-Cameron
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20130321/aee951dc/attachment.html>
2013 Mar 21
9
[LLVMdev] Simpler types in TableGen isel patterns
Currently, instruction selection patterns are defined like this:
def : Pat<(and (not GR32:$src1), GR32:$src2),
(ANDN32rr GR32:$src1, GR32:$src2)>;
def : Pat<(and (not GR64:$src1), GR64:$src2),
(ANDN64rr GR64:$src1, GR64:$src2)>;
TableGen infers the types of $src1 and $src2 from the specified register classes, and that is the only purpose of the register