Displaying 2 results from an estimated 2 matches for "a19a5d22".
2008 Jul 24
0
[LLVMdev] Indirect Branch Representation
...> LLVM Developers mailing list
> LLVMdev at cs.uiuc.edu http://llvm.cs.uiuc.edu
> http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev
>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20080724/a19a5d22/attachment.html>
2008 Jul 24
2
[LLVMdev] Indirect Branch Representation
On Thursday 24 July 2008 01:47, Chris Lattner wrote:
> On Jul 23, 2008, at 8:47 PM, kapil anand wrote:
> > Specifically, I need a way to represent indirect branch instruction
> > (in binary) as an equivalent LLVM instruction. With switch
> > instruction , I would have to list all the possible targets and then
> > initialize the corresponding instruction. I was just