Displaying 2 results from an estimated 2 matches for "97fa2684".
2007 Nov 06
0
[LLVMdev] allocating registers less "sparingly"
...> LLVM Developers mailing list
> LLVMdev at cs.uiuc.edu http://llvm.cs.uiuc.edu
> http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20071106/97fa2684/attachment.html>
2007 Nov 05
6
[LLVMdev] allocating registers less "sparingly"
Hello LLVM people,
Our customizable TTA target [1] is capable of having plenty of registers
and register file ports to improve instruction level parallelism and
reduce spills. It's totally up to the designer of the particular TTA
processor how much the processor has registers and register file resources
along with other TTA components.
We have ported LLVM 2.1 to produce an intermediate TTA