Displaying 2 results from an estimated 2 matches for "97a4a74b".
2016 Jan 30
0
Question about store with unaligned memory address
..._____________________
> LLVM Developers mailing list
> llvm-dev at lists.llvm.org
> http://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-dev
>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20160130/97a4a74b/attachment.html>
2016 Jan 29
5
Question about store with unaligned memory address
Hi Krzysztof,
Thanks for response.
The method is working almost of test cases which use load and store
instructions connected with chain. There is other situation. Let's
look at a example as follows:
typedef unsigned short int UV __attribute__((vector_size (8)));
void test (UV *x, UV *y) {
*x = *y / ((UV) { 4, 4, 4, 4 });
}
The target does not support vector type so CodeGen tries to