Displaying 3 results from an estimated 3 matches for "95cbf76a".
2013 Sep 26
0
[LLVMdev] Enabling MI Scheduler on x86 (was Experimental Evaluation of the Schedulers in LLVM 3.3)
On Sep 23, 2013, at 11:36 PM, Chandler Carruth <chandlerc at google.com> wrote:
>
> On Tue, Sep 24, 2013 at 1:11 AM, Andrew Trick <atrick at apple.com> wrote:
> This week, I'll see if we can enable MI scheduling by default for x86. I'm not sure which flags you're using to test it now. But by making it default and enabling the corresponding coalescer changes, we
2013 Oct 05
3
[LLVMdev] Enabling MI Scheduler on x86 (was Experimental Evaluation of the Schedulers in LLVM 3.3)
...ffect whether the postRA scheduler is also run.
If there are still no objections, I’ll plan to switch the x86 default to MI scheduler on Monday.
-Andy
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20131004/95cbf76a/attachment.html>
2013 Sep 24
4
[LLVMdev] Enabling MI Scheduler on x86 (was Experimental Evaluation of the Schedulers in LLVM 3.3)
On Tue, Sep 24, 2013 at 1:11 AM, Andrew Trick <atrick at apple.com> wrote:
> This week, I'll see if we can enable MI scheduling by default for x86. I'm
> not sure which flags you're using to test it now. But by making it default
> and enabling the corresponding coalescer changes, we can be confident that
> benchmarking efforts are improving on the same baseline.