Displaying 3 results from an estimated 3 matches for "77aa0d94".
2007 Sep 24
2
[LLVMdev] Q about instruction pattern matching
...____
> LLVM Developers mailing list
> LLVMdev at cs.uiuc.edu http://llvm.cs.uiuc.edu
> http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20070923/77aa0d94/attachment.html>
2007 Sep 22
0
[LLVMdev] Q about instruction pattern matching
On Sep 22, 2007, at 4:05 AM, Andreas Fredriksson wrote:
> On 9/21/07, Christopher Lamb <christopher.lamb at gmail.com> wrote:
>
>> ISel patterns are matched against DAGs before register allocation.
>> So you
>> are correct that ISel patterns can't take into account register
>> classes. The
>> register classes in the patterns are a selection
2007 Sep 22
2
[LLVMdev] Q about instruction pattern matching
On 9/21/07, Christopher Lamb <christopher.lamb at gmail.com> wrote:
> ISel patterns are matched against DAGs before register allocation. So you
> are correct that ISel patterns can't take into account register classes. The
> register classes in the patterns are a selection constraint for the register
> allocator if that instruction is chosen, not a constraint on choosing