Displaying 2 results from an estimated 2 matches for "770fb287".
2015 Jun 15
2
[LLVMdev] Register Allocation on IR
...Developers mailing list
> LLVMdev at cs.uiuc.edu http://llvm.cs.uiuc.edu
> http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev
>
>
>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20150615/770fb287/attachment.html>
2015 Jun 12
2
[LLVMdev] Register Allocation on IR
Hello all,
I am trying to use the LLVM libraries to do register allocation on LLVM
IR code -- and output IR as the result.
There are two problems that arise when we try this :
a. The LLVM backend requires that one goes through all the steps
sequentially namely
-- Instruction selection
-- Scheduling and Formation
-- SSA-based machine code optimizations
-- Register