Displaying 3 results from an estimated 3 matches for "5middle".
Did you mean:
middle
2014 Sep 18
2
[LLVMdev] [Vectorization] Mis match in code generated
...ec.phi %15 = add nsw <4 x i32> %induction, <i32 1,
i32 1, i32 1, i32 1> %16 = icmp eq <4 x i32> %induction, <i32 15, i32 15,
i32 15, i32 15> %index.next = add i32 %index, 4 %17 = icmp eq i32
%index.next, 16 br i1 %17, label %middle.block, label %vector.body,
!llvm.loop !5middle.block: ; preds =
%vector.body, %overflow.checked %resume.val = phi i32 [ 0,
%overflow.checked ], [ 16, %vector.body ] %trunc.resume.val = phi i32 [ 0,
%overflow.checked ], [ 16, %vector.body ] %rdx.vec.exit.phi = phi <4 x
i32> [ zeroinitializer, %overflo...
2014 Sep 18
2
[LLVMdev] [Vectorization] Mis match in code generated
...w <4 x i32> %induction, <i32 1,
> i32 1, i32 1, i32 1> %16 = icmp eq <4 x i32> %induction, <i32 15, i32 15,
> i32 15, i32 15> %index.next = add i32 %index, 4 %17 = icmp eq i32
> %index.next, 16 br i1 %17, label %middle.block, label %vector.body,
> !llvm.loop !5middle.block: ; preds =
> %vector.body, %overflow.checked %resume.val = phi i32 [ 0,
> %overflow.checked ], [ 16, %vector.body ] %trunc.resume.val = phi i32 [ 0,
> %overflow.checked ], [ 16, %vector.body ] %rdx.vec.exit.phi = phi <4 x
> i32> [ zeroi...
2014 Sep 19
3
[LLVMdev] [Vectorization] Mis match in code generated
...; %induction, <i32 1,
>> i32 1, i32 1, i32 1> %16 = icmp eq <4 x i32> %induction, <i32 15, i32 15,
>> i32 15, i32 15> %index.next = add i32 %index, 4 %17 = icmp eq i32
>> %index.next, 16 br i1 %17, label %middle.block, label %vector.body,
>> !llvm.loop !5middle.block: ; preds =
>> %vector.body, %overflow.checked %resume.val = phi i32 [ 0,
>> %overflow.checked ], [ 16, %vector.body ] %trunc.resume.val = phi i32 [ 0,
>> %overflow.checked ], [ 16, %vector.body ] %rdx.vec.exit.phi = phi <4 x
>>...