Displaying 2 results from an estimated 2 matches for "5d119b15".
2020 Aug 19
2
Intel AMX programming model discussion.
Hi Hal,
There is 3 aspect to be solved.
1. The HW support max shape 16x16, so there are many register classes from 1x1 to 16x16. We need 256 register classes.
2. We want to support variable shape, so compiler don't know what register class to fit tile shape as it is only known in runtime.
3. The tile configure is to configure physical tile register, so we need to allocate
2020 Aug 19
3
Intel AMX programming model discussion.
...onne National Laboratory
--
Hal Finkel
Lead, Compiler Technology and Programming Languages
Leadership Computing Facility
Argonne National Laboratory
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20200819/5d119b15/attachment.html>