Displaying 2 results from an estimated 2 matches for "5b7541cb".
2019 May 15
3
AARCH64 Code Size regression between 6/7
I am developing in C for an extremely memory constrained AARCH64 embedded
environment. Sometime between llvm 6 and 7, I'm seeing a code size
regression when I make multiple accesses into a global struct.
Specifically, I have functions that perform several reads/writes into this
global struct.
In older versions (5/6)
- a single ADRP/ADD combo is issued at the beginning of a function to get
my
2019 May 15
2
AARCH64 Code Size regression between 6/7
...uent address computations in GVN.
>
> In any case, to get to the bottom of this, a reproducer would be helpful.
>
> Cheers,
> Florian
>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20190515/5b7541cb/attachment.html>