search for: 58h

Displaying 12 results from an estimated 12 matches for "58h".

Did you mean: 58
2007 Oct 19
0
[LLVMdev] movaps being generated despite alignment 1 being specified
...mov eax,dword ptr [esp+60h] > > 15D10019 movups xmm0,xmmword ptr [eax] > > 15D1001C movaps xmmword ptr [esp+8],xmm0 ß why did this > become a movaps? > > 15D10021 movups xmmword ptr [esp+28h],xmm0 > > 15D10026 mov esi,dword ptr [esp+58h] > > 15D1002A mov edi,dword ptr [esp+5Ch] > > 15D1002E mov dword ptr [esp],40000000h > > 15D10035 call X86CompilationCallback (1335030h) > > > > Thanks for the help! > > > > Chuck. > > ________________________________________...
2011 Dec 04
3
[LLVMdev] Implement implicit TLS on Windows - need advice
...For a .exe, _tls_index is always 0. (3) load offset of variable to start of .tls section. (4) the thread local variable can now accessed with the add of step 2 and 3. For x86_64, something like the following should be generated for the tls1.ll test case: (1) mov rdx, qword [gs:abs 58H] (2) mov ecx, dword [rel _tls_index] mov rcx, qword [rdx+rcx*8] (3) mov eax, .tls$:i (4) mov eax, dword [rax+rcx] ret (See the PECOFF spec, chapter 5.7 and http://www.nynaeve.net/?p=185 for reference.) I tried to implement this. With the attached pat...
2007 Oct 18
3
[LLVMdev] movaps being generated despite alignment 1 being specified
...2 sub esp,4Ch 15D10015 mov eax,dword ptr [esp+60h] 15D10019 movups xmm0,xmmword ptr [eax] 15D1001C movaps xmmword ptr [esp+8],xmm0 <-- why did this become a movaps? 15D10021 movups xmmword ptr [esp+28h],xmm0 15D10026 mov esi,dword ptr [esp+58h] 15D1002A mov edi,dword ptr [esp+5Ch] 15D1002E mov dword ptr [esp],40000000h 15D10035 call X86CompilationCallback (1335030h) Thanks for the help! Chuck. -------------- next part -------------- An HTML attachment was scrubbed... URL: <http://lists.llvm.org...
2011 Dec 06
0
[LLVMdev] Implement implicit TLS on Windows - need advice
...0. >  (3) load offset of variable to start of .tls section. >  (4) the thread local variable can now accessed with the add of step 2 and > 3. > > For x86_64, something like the following should be generated for the tls1.ll > test case: > > (1)     mov     rdx, qword [gs:abs 58H] > (2)     mov     ecx, dword [rel _tls_index] >        mov     rcx, qword [rdx+rcx*8] > (3)     mov     eax, .tls$:i > (4)     mov     eax, dword [rax+rcx] >        ret > > (See the PECOFF spec, chapter 5.7 and http://www.nynaeve.net/?p=185 for > reference.) > > I tri...
2011 Nov 02
5
[LLVMdev] About JIT by LLVM 2.9 or later
...// Copy secondary temporary to variable 'b' 013C1464 mov dword ptr [ebp-60h],ecx 013C1467 mov edx,dword ptr [ebp-14Ch] 013C146D mov dword ptr [ebp-5Ch],edx 013C1470 mov eax,dword ptr [ebp-148h] 013C1476 mov dword ptr [ebp-58h],eax 013C1479 mov ecx,dword ptr [ebp-144h] 013C147F mov dword ptr [ebp-54h],ecx * Callee( 'fetch_vs' MSVC ):* float4 __cdecl fetch( float4x4* mat ){ // Stack protection 002C13B0 push ebp 002C13B1 mov ebp,esp 002C13B3 sub esp,0C...
2012 Feb 14
0
[LLVMdev] Strange behaviour with x86-64 windows, bad call instruction address
...v r9,29C02EAh 000000000293125B call r12 000000000293125E add rsp,20h 0000000002931262 mov eax,10h 0000000002931267 call 0000000077B3F1D0 000000000293126C sub rsp,rax 000000000293126F mov rdx,rsp 0000000002931272 mov qword ptr [rbp-58h],rdx 0000000002931276 sub rsp,20h 000000000293127A mov ecx,0FFFFFFEEh 000000000293127F xor r8d,r8d 0000000002931282 mov r9,29C02EAh 000000000293128C call r12 000000000293128F add rsp,20h 0000000002931293 mov eax,10h 0000000002931298 cal...
2013 Jul 19
0
[LLVMdev] llvm.x86.sse2.sqrt.pd not using sqrtpd, calling a function that modifies ECX
...xmm0,xmmword ptr [esp+70h] 002B0A9F movsd xmm1,mmword ptr [esp+80h] 002B0AA8 movsd xmm2,mmword ptr [esp+88h] 002B0AB1 ucomisd xmm1,xmm2 002B0AB5 movsd xmm3,mmword ptr [esp+0B8h] 002B0ABE movaps xmmword ptr [esp+60h],xmm0 002B0AC3 movsd mmword ptr [esp+58h],xmm3 002B0AC9 jae 002B0ADE 002B0ACF movsd xmm0,mmword ptr [esp+80h] 002B0AD8 movsd mmword ptr [esp+58h],xmm0 002B0ADE movsd xmm0,mmword ptr [esp+58h] 002B0AE4 movsd xmm1,mmword ptr [esp+90h] 002B0AED movsd mmword ptr [esp+50h],xmm0 002B0AF3 movsd...
2015 Feb 13
2
[LLVMdev] trunk's optimizer generates slower code than 3.5
...pop r13 pop r14 pop r15 pop rbp retn _main endp ``` clang 3.6's result: ``` public _main _main proc near var_60 = qword ptr -60h var_58 = qword ptr -58h var_50 = qword ptr -50h var_48 = qword ptr -48h var_40 = qword ptr -40h var_38 = qword ptr -38h push rbp push r15 push r14 push r13 push r12 push rb...
2015 Feb 14
2
[LLVMdev] trunk's optimizer generates slower code than 3.5
...>> retn >> _main endp >> ``` >> >> clang 3.6's result: >> >> ``` >> public _main >> _main proc near >> >> var_60 = qword ptr -60h >> var_58 = qword ptr -58h >> var_50 = qword ptr -50h >> var_48 = qword ptr -48h >> var_40 = qword ptr -40h >> var_38 = qword ptr -38h >> >> push rbp >> push r15 >> push r14 >>...
2013 Jul 19
4
[LLVMdev] SIMD instructions and memory alignment on X86
Hmm, I'm not able to get those .ll files to compile if I disable SSE and I end up with SSE instructions(including sqrtpd) if I don't disable it. On Thu, Jul 18, 2013 at 10:53 PM, Peter Newman <peter at uformia.com> wrote: > Is there something specifically required to enable SSE? If it's not > detected as available (based from the target triple?) then I don't think
2015 Feb 14
2
[LLVMdev] trunk's optimizer generates slower code than 3.5
...` >>>> >>>> clang 3.6's result: >>>> >>>> ``` >>>> public _main >>>> _main proc near >>>> >>>> var_60 = qword ptr -60h >>>> var_58 = qword ptr -58h >>>> var_50 = qword ptr -50h >>>> var_48 = qword ptr -48h >>>> var_40 = qword ptr -40h >>>> var_38 = qword ptr -38h >>>> >>>> push rbp >>>> push...
2012 Feb 21
0
[LLVMdev] Strange behaviour with x86-64 windows, bad call instruction address
...v r9,29C02EAh 000000000293125B call r12 000000000293125E add rsp,20h 0000000002931262 mov eax,10h 0000000002931267 call 0000000077B3F1D0 000000000293126C sub rsp,rax 000000000293126F mov rdx,rsp 0000000002931272 mov qword ptr [rbp-58h],rdx 0000000002931276 sub rsp,20h 000000000293127A mov ecx,0FFFFFFEEh 000000000293127F xor r8d,r8d 0000000002931282 mov r9,29C02EAh 000000000293128C call r12 000000000293128F add rsp,20h 0000000002931293 mov eax,10h 0000000002931298 cal...