search for: 4224f7d4

...s know what you think about it? It's performance regression after one of your commits. > > > > Thanks. > > > > Dmitry. > -------------- next part -------------- An HTML attachment was scrubbed... URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20131021/4224f7d4/attachment.html>

Nadav, You are absolutely right, it's ISPC workload. I've checked SSE4 and it's also severely affected. We use intrinsics only for conversion <N x i32> <=> i32, i.e. movmsk.ps. For the rest we use general LLVM instructions. And I actually would really like to stick this way. We rely on LLVM's ability to produce efficient code from general LLVM IR. Relying on

...know what you think about it? It's performance regression after one of your commits. > > > > Thanks. > > > > Dmitry. > -------------- next part -------------- An HTML attachment was scrubbed... URL: <http://lists.cs.uiuc.edu/pipermail/llvmdev/attachments/20131021/4224f7d4/attachment-0001.html> ------------------------------ Message: 3 Date: Mon, 21 Oct 2013 11:23:01 -0700 From: Reid Kleckner <rnk at google.com> To: Yonggang Luo <luoyonggang at gmail.com> Cc: LLVM Dev <llvmdev at cs.uiuc.edu> Subject: Re: [LLVMdev] Feature request for include l...