Displaying 4 results from an estimated 4 matches for "41cd".
Did you mean:
41c3
2007 Apr 18
2
[Bridge] IPS HLBR 1.0 released (off-topic)
.... So this packet will suffer the action named 'virus'.
This action logs the event, dumps the malicious traffic in tcpdump
format and drops the packet. Below is an example of rule against a type
of buffer overflow attempt against DNS servers:
<rule>
ip dst(dns)
udp dst(53)
udp nocase(|41cd 80c7 062f 6269 6ec7 4604 2f73 6800 89f0 83c0 0889 4608|)
message=(dnsattacks-1) tsl bind attack
action=action1
</rule>
In this case, due to the use of pipe characters (|), HLBR will check
the traffic for the hexadecimal sequence given as an attack signature.
HLBR lets you use rules for blo...
2020 Feb 04
0
Re: PCI/GPU Passthrough with xen
this config does not work... why?
<domain type='xen'>
<name>marax.chao5.int</name>
<uuid>72f8f7cf-d538-41cd-828a-9945b9157719</uuid>
<memory unit='GiB'>32</memory>
<currentMemory unit='GiB'>32</currentMemory>
<vcpu placement='static'>16</vcpu>
<os>
<type arch='x86_64' machine='xenfv'>hvm</typ...
2020 Feb 06
1
Re: PCI/GPU Passthrough with xen
...ail with this config? If so, what is the
> error? Also check /var/log/libvirt/libxl/libxl-driver.log for any
> errors emitted during the create process.
>
>> <domain type='xen'>
>> <name>marax.chao5.int</name>
>> <uuid>72f8f7cf-d538-41cd-828a-9945b9157719</uuid>
>> <memory unit='GiB'>32</memory>
>> <currentMemory unit='GiB'>32</currentMemory>
>> <vcpu placement='static'>16</vcpu>
>> <os>
>> <type arch='x86_6...
2011 May 20
1
[LLVMdev] LLVMdev Digest, Vol 83, Issue 33
...: 3
> Date: Thu, 19 May 2011 15:39:40 -0700
> From: Jakob Stoklund Olesen <stoklund at 2pi.dk>
> Subject: Re: [LLVMdev] subregisters, def-kill
> To: Jonas Paulsson <jnspaulsson at hotmail.com>
> Cc: LLVMDEV <llvmdev at cs.uiuc.edu>
> Message-ID: <6C95FA0C-60E9-41CD-85E5-6DA0B11E7913 at 2pi.dk>
> Content-Type: text/plain; CHARSET=US-ASCII
>
>
> On May 19, 2011, at 7:47 AM, Jonas Paulsson wrote:
>
> > Hi,
> >
> > I am combining 16-bit registers to a 32 bit register in order to make a
> wide store, as per below:
> >
&...