Displaying 2 results from an estimated 2 matches for "4005c0".
Did you mean:
400510
2014 Oct 13
2
[LLVMdev] Unexpected spilling of vector register during lane extraction on some x86_64 targets
...400575: xor %eax,%eax
400577: retq
Output from clang pre-release 3.5 trunk for target btver1:
$ clang++ test.cpp -O3 -fstrict-aliasing -funroll-loops -ffast-math
-march=native -mtune=native -DSPILLING_ENSUES=0 /* no spilling */
$ objdump -dC --no-show-raw-insn ./a.out
...
00000000004005c0 <main>:
4005c0: movdqa 0x1a58(%rip),%xmm0 # 402020 <x>
4005c8: psrld $0x17,%xmm0
4005cd: paddd 0x12b(%rip),%xmm0 # 400700 <.LCPI0_0>
4005d5: cvtdq2ps %xmm0,%xmm1
4005d8: divps 0x131(%rip),%xmm1 # 400710 <.LCPI0_1>
4005df: cvttps2dq %xmm1,%...
2012 May 29
2
[LLVMdev] How to prevent insertion of memcpy()
...55 push %rbp
4005b1: 48 89 e5 mov %rsp,%rbp
4005b4: 48 83 ec 10 sub $0x10,%rsp
4005b8: 48 89 7d f8 mov %rdi,-0x8(%rbp)
g_foo = *foo;
4005bc: 48 8b 7d f8 mov -0x8(%rbp),%rdi
4005c0: 64 48 8b 04 25 00 00 mov %fs:0x0,%rax
4005c7: 00 00
4005c9: 48 8d 80 00 f0 ff ff lea -0x1000(%rax),%rax
4005d0: ba 00 10 00 00 mov $0x1000,%edx
4005d5: 48 89 7d f0 mov %rdi,-0x10(%rbp)
4005d9: 48 89 c7...