Displaying 2 results from an estimated 2 matches for "29f721ec".
2016 Apr 07
2
Implementing a proposed InstCombine optimization
Hi,
I'm interested in implementing an InstCombine optimization that I discovered and verified with Alive-NJ (with the help of the authors of Alive-NJ). The optimization is described in Alive-NJ format as follows:
Name: xor->fsub
Pre: isSignBit(C)
%x = bitcast %A
%y = xor %x, C
%z = bitcast %y
=>
%z = fsub -0.0, %A
Effectively the optimization targets code that casts a float to an int
2016 Apr 07
7
Implementing a proposed InstCombine optimization
..._________________________
> LLVM Developers mailing list
> llvm-dev at lists.llvm.org
> http://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-dev
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20160407/29f721ec/attachment.html>