search for: 278102

Displaying 3 results from an estimated 3 matches for "278102".

Did you mean: 228102
2012 Oct 22
2
[LLVMdev] Predication on SIMD architectures and LLVM
...hese architectures, > simply having intrinsics for stores, and perhaps loads, is basically > sufficient, and less invasive. This is going to change. Intel recently released the ISA for Knights Corner, a machine with general predication for SIMD. http://software.intel.com/en-us/forums/topic/278102 > And, in part because predication is another wrinkle for SIMD > performance portability. As people start caring more about SIMD > performance, there will be more pressure to tune SIMD code in > target-specific ways, and it erodes the benefit of a > target-independent representation...
2012 Oct 19
0
[LLVMdev] Predication on SIMD architectures and LLVM
Hi, I've done work on predicated SIMD representations for LLVM. If you search through the archives, you may find my "applymask" proposal, which is an attempt at representing predication in a very comprehensive way. I've since stopped pushing the proposal in part because Larrabee's changing fortunes led to a decline of interest at the time, in part because the proposal
2012 Oct 19
11
[LLVMdev] Predication on SIMD architectures and LLVM
Hello, I'm working on a compiler based on LLVM for a SIMD architecture that supports instruction predication. We would like to implement branching on this architecture using predication. As you know the LLVM-IR doesn't support instruction predication, so I'm not exactly sure on what is the best way to implement it. We came up with some ways to do it in LLVM: - Do not add any