search for: 20b

Displaying 20 results from an estimated 36 matches for "20b".

Did you mean: 20
2006 Apr 05
2
bind() fd 6, family 28, port 123 at boot time
...everytime i reboot my server: shiva2# tail /var/log/messages Apr 5 15:32:46 shiva2 kernel: Trying to mount root from ufs:/dev/da0s1a Apr 5 15:32:46 shiva2 ntpd[385]: ntpd 4.2.0-a Tue Mar 14 04:43:54 UTC 2006 (1) Apr 5 15:32:46 shiva2 ntpd[385]: bind() fd 6, family 28, port 123, addr fe80:1::20b:cdff:fe42:3d63, in6_is_addr_multicast=0 flags=0 fails: Can't assign requested address Apr 5 15:32:46 shiva2 ntpd[385]: bind() fd 7, family 28, port 123, addr fe80:2::20b:cdff:fe42:3d62, in6_is_addr_multicast=0 flags=0 fails: Can't assign requested address Apr 5 15:32:47 shiva2 kernel:...
2009 Aug 29
2
RFE: vectorize URLdecode
In R 2.9.2, > URLdecode(c("a%20b", "b%20c")) [1] "a b" Warning message: In charToRaw(URL) : argument should be a character vector of length 1 all but the first element will be ignored Could URLdecode be modified to actually process all elements of the vector, not just the first? Thanks in advance
2005 Oct 21
3
Openldap for PDC
...occasions lockups where the ldap server does not respond (slapcat will just hang). I have upgraded to openldap_2.2.13-4. Is there a recommended version of openldap for SambaPDC? Does anyone have a system in production using openldap_2.2.13-2 or openldap_2.2.13-4? I'm currently using samba3-20b any recommendations for a production system would be welcome.
2003 Sep 11
1
samba(PDC, machine A) + LDAP (machine B)?
Hello=20all, =20=20I=20am=20wondering=20if=20anyone=20successfully=20built=20samba=20PDC=20= on mahine=20A=20and=20used=20LDAP=20on=20machine=20B=20for=20authentication? =20=20Because=20now=20before=20creating=20a=20samba=20account,=20one=20must create=20an=20unit=20account,=20right? =20=20My=20goal=20is=20as=20follows: 1.=20Master=20LDAP=20(server=20A):=20responsi...
2012 Aug 28
5
[LLVMdev] Assert in LiveInterval update
...0B,32r:0)[400r,416r:4)... I schedule the following instruction (48B): 0B BB#0: derived from LLVM BB %entry Live Ins: %R0 %R1 %D1 %D2 8B %vreg27<def> = COPY %R1<kill>; IntRegs:%vreg27 12B %vreg30<def> = LDriw <fi#-1>, 0; mem:LD4[FixedStack-1](align=8) IntRegs:%vreg30 20B %vreg31<def> = LDriw <fi#-2>, 0; mem:LD4[FixedStack-2] IntRegs:%vreg31 24B %vreg26<def> = COPY %R0<kill>; IntRegs:%vreg26 28B %vreg106<def> = TFRI 16777216; IntRegs:%vreg106<<<<<<<<<<<<<<<<<<<<<<<&...
2006 Oct 18
1
Eth0 in Promisc mode
Hello, Is it normal that eth0 in domain0 is in promisc mode ? [root@vmaster ~]# ifconfig -a eth0 Link encap:Ethernet HWaddr 00:0B:CD:4D:C4:8A inet addr:XXX.XXX.XXX.XXX Bcast:XXX.XXX.XXX.XXX Mask: 255.255.255.248 inet6 addr: fe80::20b:cdff:fe4d:c48a/64 Scope:Link UP BROADCAST RUNNING PROMISC MULTICAST MTU:1500 Metric:1 RX packets:3602633 errors:0 dropped:0 overruns:0 frame:0 TX packets:1783212 errors:0 dropped:0 overruns:0 carrier:0 collisions:0 txqueuelen:0 RX bytes:917612517...
2017 Apr 07
2
[Dovecot-news] v2.2.29.rc1 released
...7.6K Apr 7 08:11 _30rw.cfs -rw------- 1 dluke dluke 3.8K Apr 7 10:57 _30rx.cfs -rw------- 1 dluke dluke 3.8K Apr 7 10:58 _30ry.cfs -rw------- 1 dluke dluke 3.8K Apr 7 10:58 _30rz.cfs -rw------- 1 dluke dluke 2.3K Apr 7 10:58 dovecot-expunges.log -rw------- 1 dluke dluke 20B Apr 7 10:58 segments.gen -rw------- 1 dluke dluke 244B Apr 7 10:58 segments_6214 When running 2.2.27 this doesn't happen. -- Daniel J. Luke
2012 Aug 30
0
[LLVMdev] Assert in LiveInterval update
...: > > 0B BB#0: derived from LLVM BB %entry > Live Ins: %R0 %R1 %D1 %D2 > 8B %vreg27<def> = COPY %R1<kill>; IntRegs:%vreg27 > 12B %vreg30<def> = LDriw <fi#-1>, 0; > mem:LD4[FixedStack-1](align=8) IntRegs:%vreg30 > 20B %vreg31<def> = LDriw <fi#-2>, 0; mem:LD4[FixedStack-2] > IntRegs:%vreg31 > 24B %vreg26<def> = COPY %R0<kill>; IntRegs:%vreg26 > 28B %vreg106<def> = TFRI 16777216; > IntRegs:%vreg106<<<<<<<<<<...
2017 Apr 07
3
[Dovecot-news] v2.2.29.rc1 released
...----- 1 dluke dluke 3.8K Apr 7 10:57 _30rx.cfs >> -rw------- 1 dluke dluke 3.8K Apr 7 10:58 _30ry.cfs >> -rw------- 1 dluke dluke 3.8K Apr 7 10:58 _30rz.cfs >> -rw------- 1 dluke dluke 2.3K Apr 7 10:58 dovecot-expunges.log >> -rw------- 1 dluke dluke 20B Apr 7 10:58 segments.gen >> -rw------- 1 dluke dluke 244B Apr 7 10:58 segments_6214 >> >> When running 2.2.27 this doesn't happen. > > Can you try moving it one folder up, so that it's not under .imap? Sure, that fixes that, but I end up with lots of log mes...
2012 Aug 31
2
[LLVMdev] Assert in LiveInterval update
...le the following instruction (48B): 0B BB#0: derived from LLVM BB %entry Live Ins: %R0 %R1 %D1 %D2 8B %vreg27<def> = COPY %R1<kill>; IntRegs:%vreg27 12B %vreg30<def> = LDriw <fi#-1>, 0; mem:LD4[FixedStack-1](align=8) IntRegs:%vreg30 20B %vreg31<def> = LDriw <fi#-2>, 0; mem:LD4[FixedStack-2] IntRegs:%vreg31 24B %vreg26<def> = COPY %R0<kill>; IntRegs:%vreg26 28B %vreg106<def> = TFRI 16777216; IntRegs:%vreg106<<<<<<<<<<<<<<<...
2016 Dec 22
1
Spill hoisting on RAL: looking for some debugging ideas
...Checking redundant spills for 0 at 16r in %vreg19 [16r,96B:0)[144B,240B:1)[296r,416B:2)[416B,456r:3)[472r,592B:4) 0 at 16r 1 at 144B-phi 2 at 296r 3 at 416B-phi 4 at 472r Merged to stack int: SS#0 [16r,592B:0) 0 at x hoisted: 16r STbo %vreg19, <fi#0> Result just prior to rewriting: 20B STbo %vreg19, <fi#0> 24B STbo %vreg19<kill>, <fi#0> --- Original code is like this: int foo(int fst, int snd, int *links) { int ptr; for (ptr = fst; ptr != 0; ptr = links[ptr]) mrglist(); for (ptr = snd; ptr != 0; ptr = links[ptr]) cpylist(...
2005 Apr 27
2
Xen configuration
Question about bridge configuration on the host and virtual machine side. I am not able to correctly configure xen so that the virtual machine can access the network. Any suggestions would really be appreciated. Gary _______________________________________________ Xen-users mailing list Xen-users@lists.xensource.com http://lists.xensource.com/xen-users
2012 Aug 30
0
[LLVMdev] MC Register mapping question (MCRegUnitIterator )
...le the following instruction (48B): > > 0B BB#0: derived from LLVM BB %entry > Live Ins: %R0 %R1 %D1 %D2 > 8B %vreg27<def> = COPY %R1<kill>; IntRegs:%vreg27 > 12B %vreg30<def> = LDriw <fi#-1>, 0; > mem:LD4[FixedStack-1](align=8) IntRegs:%vreg30 > 20B %vreg31<def> = LDriw <fi#-2>, 0; mem:LD4[FixedStack-2] > IntRegs:%vreg31 > 24B %vreg26<def> = COPY %R0<kill>; IntRegs:%vreg26 > 28B %vreg106<def> = TFRI 16777216; > IntRegs:%vreg106<<<<<<<<<<<<<<<<<<&...
2012 Aug 31
0
[LLVMdev] Assert in LiveInterval update
...le the following instruction (48B): 0B BB#0: derived from LLVM BB %entry Live Ins: %R0 %R1 %D1 %D2 8B %vreg27<def> = COPY %R1<kill>; IntRegs:%vreg27 12B %vreg30<def> = LDriw <fi#-1>, 0; mem:LD4[FixedStack-1](align=8) IntRegs:%vreg30 20B %vreg31<def> = LDriw <fi#-2>, 0; mem:LD4[FixedStack-2] IntRegs:%vreg31 24B %vreg26<def> = COPY %R0<kill>; IntRegs:%vreg26 28B %vreg106<def> = TFRI 16777216; IntRegs:%vreg106<<<<<<<<<<<<<<<...
2005 Oct 16
4
Samba 3.0.20b - still getting "Winbind Dead but subsys locked"
I can remove the /var/locl/subsys/winbindd file to clear the subsys locked message but this does not chnage the winbind crash problem. I originally noticed this problem on 20a and thought that 20b had a fix for the winbind crash. Any clues? I am running RH ES 4.0 64 bit with samba packages downlaoded from enterprisesamba.com. PC
2012 Aug 30
2
[LLVMdev] MC Register mapping question (MCRegUnitIterator )
...0B BB#0: derived from LLVM BB %entry >> Live Ins: %R0 %R1 %D1 %D2 >> 8B %vreg27<def> = COPY %R1<kill>; IntRegs:%vreg27 >> 12B %vreg30<def> = LDriw <fi#-1>, 0; >> mem:LD4[FixedStack-1](align=8) IntRegs:%vreg30 >> 20B %vreg31<def> = LDriw <fi#-2>, 0; mem:LD4[FixedStack-2] >> IntRegs:%vreg31 >> 24B %vreg26<def> = COPY %R0<kill>; IntRegs:%vreg26 >> 28B %vreg106<def> = TFRI 16777216; >> IntRegs:%vreg106<<<<<<<&l...
2012 Aug 28
0
[LLVMdev] Assert in LiveInterval update
On Aug 28, 2012, at 8:18 AM, Sergei Larin <slarin at codeaurora.org> wrote: > > I've described that issue (see below) when you were out of town... I think > I am getting more context on it. Please take a look... > > So, in short, when the new MI scheduler performs move of an instruction, it > does something like this: > > // Move the instruction to its new
2012 Aug 30
0
[LLVMdev] MC Register mapping question (MCRegUnitIterator )
...LLVM BB %entry > >> Live Ins: %R0 %R1 %D1 %D2 > >> 8B %vreg27<def> = COPY %R1<kill>; IntRegs:%vreg27 > >> 12B %vreg30<def> = LDriw <fi#-1>, 0; > >> mem:LD4[FixedStack-1](align=8) IntRegs:%vreg30 > >> 20B %vreg31<def> = LDriw <fi#-2>, 0; mem:LD4[FixedStack-2] > >> IntRegs:%vreg31 > >> 24B %vreg26<def> = COPY %R0<kill>; IntRegs:%vreg26 > >> 28B %vreg106<def> = TFRI 16777216; > >> IntRegs:%vreg106<<&l...
2017 Apr 07
0
[Dovecot-news] v2.2.29.rc1 released
...w.cfs > -rw------- 1 dluke dluke 3.8K Apr 7 10:57 _30rx.cfs > -rw------- 1 dluke dluke 3.8K Apr 7 10:58 _30ry.cfs > -rw------- 1 dluke dluke 3.8K Apr 7 10:58 _30rz.cfs > -rw------- 1 dluke dluke 2.3K Apr 7 10:58 dovecot-expunges.log > -rw------- 1 dluke dluke 20B Apr 7 10:58 segments.gen > -rw------- 1 dluke dluke 244B Apr 7 10:58 segments_6214 > > When running 2.2.27 this doesn't happen. > -- > Daniel J. Luke Can you try moving it one folder up, so that it's not under .imap? Aki
2012 Sep 03
2
[LLVMdev] Assert in LiveInterval update
...: > > 0B BB#0: derived from LLVM BB %entry > Live Ins: %R0 %R1 %D1 %D2 > 8B %vreg27<def> = COPY %R1<kill>; IntRegs:%vreg27 > 12B %vreg30<def> = LDriw <fi#-1>, 0; > mem:LD4[FixedStack-1](align=8) IntRegs:%vreg30 > 20B %vreg31<def> = LDriw <fi#-2>, 0; mem:LD4[FixedStack-2] > IntRegs:%vreg31 > 24B %vreg26<def> = COPY %R0<kill>; IntRegs:%vreg26 > 28B %vreg106<def> = TFRI 16777216; > IntRegs:%vreg106<<<<<<<<<<...