search for: 105057

Displaying 6 results from an estimated 6 matches for "105057".

Did you mean: 1050,7
2003 Feb 19
2
rsync/cygwin - strange behavior with VFAT-formatted USB-disk
...I run rsync from the windows-client, the following error occurs: --- <snip> --- rsync.exe -avzr --compress --stats --delete --timeout=240 --modify-window=2 rsync@server::development cygdrive/e/backup/development . . MOD-SR1/common/ MOD-SR1/common/help/ rsync: connection unexpectedly closed (105057 bytes read so far) rsync error: error in rsync protocol data stream (code 12) at io.c(150) . . Wise InstallBuilder 8.0X/RUNTIME/DIRECTX5/ Wise InstallBuilder 8.0X/RUNTIME/DIRECTX5/directx/ rsync: connection unexpectedly closed (105057 bytes read so far) rsync error: error in rsync protocol data str...
2017 Dec 06
5
[LV][VPlan] Status Update on VPlan ----- where we are currently, and what's ahead of us
...orization decisions being made. The HCFG eventually becomes the abstraction of the output IR, and the vector code generation is driven by this abstract representation.   Please refer to the following for more detailed background:   RFCs        http://lists.llvm.org/pipermail/llvm-dev/2016-September/105057.html (Extending LV to vectorize outerloops)        http://lists.llvm.org/pipermail/llvm-dev/2017-February/110159.html  (Introducing VPlan to model the vectorized code and drive its transformation)   "Extending LoopVectorizer: OpenMP4.5 SIMD and Outer Loop Auto-Vectorization"  (Saito, et.a...
2017 Dec 06
3
[RFC][LV][VPlan] Proposal for Outer Loop Vectorization Implementation Plan
...ng made. The HCFG eventually becomes the abstraction of the output IR, and the vector code generation is driven by this abstract representation.   This is a follow up of the previous RFCs and LLVM Developer Conference presentations:           http://lists.llvm.org/pipermail/llvm-dev/2016-September/105057.html (RFC: Extending LV to vectorize outerloops)           http://lists.llvm.org/pipermail/llvm-dev/2017-February/110159.html (RFC: Introducing VPlan to model the vectorized code and drive its transformation)           https://www.youtube.com/watch?v=XXAvdUwO7kQ (Extending LoopVectorizer: OpenMP4.5...
2017 Dec 14
3
[RFC][LV][VPlan] Proposal for Outer Loop Vectorization Implementation Plan
...tually becomes the abstraction of the output IR, and the vector code generation is driven by this abstract representation. > > This is a follow up of the previous RFCs and LLVM Developer Conference presentations: >            > http://lists.llvm.org/pipermail/llvm-dev/2016-September/105057.html > (RFC: Extending LV to vectorize outerloops) >           > http://lists.llvm.org/pipermail/llvm-dev/2017-February/110159.html > (RFC: Introducing VPlan to model the vectorized code and drive its > transformation) >           https://www.youtube.com/watch?v=XXAvdUwO7kQ...
2018 Jan 15
0
[RFC][LV][VPlan] Proposal for Outer Loop Vectorization Implementation Plan
...abstraction of the output IR, and the vector code generation is driven by this abstract representation. >> >> This is a follow up of the previous RFCs and LLVM Developer Conference presentations: >> >> http://lists.llvm.org/pipermail/llvm-dev/2016-September/105057.html >> (RFC: Extending LV to vectorize outerloops) >> >> http://lists.llvm.org/pipermail/llvm-dev/2017-February/110159.html >> (RFC: Introducing VPlan to model the vectorized code and drive its >> transformation) >>           https://www.youtube.c...
2018 Jan 16
1
[RFC][LV][VPlan] Proposal for Outer Loop Vectorization Implementation Plan
...IR, and the vector >>> code generation is driven by this abstract representation. >>>    This is a follow up of the previous RFCs and LLVM Developer >>> Conference presentations: >>>             >>> http://lists.llvm.org/pipermail/llvm-dev/2016-September/105057.html >>> (RFC: Extending LV to vectorize outerloops) >>>             >>> http://lists.llvm.org/pipermail/llvm-dev/2017-February/110159.html >>> (RFC: Introducing VPlan to model the vectorized code and drive its >>> transformation) >>>           ...