Displaying 1 result from an estimated 1 matches for "100346".
Did you mean:
10034
2017 Feb 08
4
[RFC] Using Intel MPX to harden SafeStack
Hi,
I previously posted about using 32-bit X86 segmentation to harden SafeStack: http://lists.llvm.org/pipermail/llvm-dev/2016-May/100346.html That involves lowering the limits of the DS and ES segments that are used for ordinary data accesses while leaving the limit for SS, the stack segment, set to its maximum value. The safe stacks were clustered above the limits of DS and ES. Thus, by directing individual memory operands to ei...