Displaying 1 result from an estimated 1 matches for "0x00010001ull".
Did you mean:
0x00010000ull
2018 May 27
1
[PATCH][next] drm/nouveau/disp: avoid potential overflow on shift of int value
...+++ b/drivers/gpu/drm/nouveau/nvkm/engine/disp/channv50.c
@@ -166,7 +166,7 @@ void
nv50_disp_chan_intr(struct nv50_disp_chan *chan, bool en)
{
struct nvkm_device *device = chan->disp->base.engine.subdev.device;
- const u64 mask = 0x00010001 << chan->chid.user;
+ const u64 mask = 0x00010001ULL << chan->chid.user;
const u64 data = en ? 0x00010000 : 0x00000000;
nvkm_mask(device, 0x610028, mask, data);
}
--
2.17.0