Displaying 2 results from an estimated 2 matches for "03fed3f5".
2017 Oct 25
2
RFC: Adding bit to register MachineOperands to allow post-RA register renaming
Hi All,
Currently, changing register assignments of definitions after register
allocation is not safe because there is no way to know which register
definitions were physical registers before RA (e.g. to meet ABI or ISA
constraints) and thus should not be changed. I'd like to propose adding
a bit to MachineOperand (by overloading the meaning of the IsKill bit
for defs, so no extra
2017 Oct 26
3
RFC: Adding bit to register MachineOperands to allow post-RA register renaming
..._____________________
> LLVM Developers mailing list
> llvm-dev at lists.llvm.org
> http://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-dev
>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20171026/03fed3f5/attachment.html>