Displaying 1 result from an estimated 1 matches for "03c0b3e6".
Did you mean:
03c033e1
2016 May 09
2
Is it possible to avoid inserting spill/split code in certain instruction sequence in RA?
...a way to tell RA/spiller not to insert COPY or spill between MI1
and MI2?
I am using greedy register allocator and inline spiller.
--
Regards,
Dongrui
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20160509/03c0b3e6/attachment.html>