thr3ads.net - Nouveau - [PATCH 06/11] gpu: nova-core: add Turing boot registers [Nov 2025]

If this information is useful, please help other people find it:
Share via:

Timur Tabi

2025-Nov-14 23:30 UTC

[PATCH 06/11] gpu: nova-core: add Turing boot registers

Define some more GPU registers used to boot GSP-RM on Turing and GA100.

Signed-off-by: Timur Tabi <ttabi at nvidia.com>
---
 drivers/gpu/nova-core/regs.rs | 51 +++++++++++++++++++++++++++++++++++
 1 file changed, 51 insertions(+)

diff --git a/drivers/gpu/nova-core/regs.rs b/drivers/gpu/nova-core/regs.rs
index f79c7fdae6d9..c5389db1d98d 100644
--- a/drivers/gpu/nova-core/regs.rs
+++ b/drivers/gpu/nova-core/regs.rs
@@ -223,6 +223,10 @@ pub(crate) fn vga_workspace_addr(self) ->
Option<u64> {
     6:6     swgen0 as bool;
 });
 
+register!(NV_PFALCON_FALCON_IRQMCLR @ PFalconBase[0x00000014] {
+    31:0    value as u32;
+});
+
 register!(NV_PFALCON_FALCON_MAILBOX0 @ PFalconBase[0x00000040] {
     31:0    value as u32;
 });
@@ -231,6 +235,13 @@ pub(crate) fn vga_workspace_addr(self) ->
Option<u64> {
     31:0    value as u32;
 });
 
+register!(NV_PFALCON_FALCON_ITFEN @ PFalconBase[0x00000048] {
+    0:0     ctxen as bool;
+    1:1     mthden as bool;
+    2:2     postwr as bool;
+    4:4     secwl_cpuctl_alias as bool;
+});
+
 // Used to store version information about the firmware running
 // on the Falcon processor.
 register!(NV_PFALCON_FALCON_OS @ PFalconBase[0x00000080] {
@@ -272,6 +283,13 @@ pub(crate) fn mem_scrubbing_done(self) -> bool {
     7:7     secure_stat as bool;
 });
 
+impl NV_PFALCON_FALCON_DMACTL {
+    /// Returns `true` if memory scrubbing is completed.
+    pub(crate) fn mem_scrubbing_done(self) -> bool {
+        !self.dmem_scrubbing() && !self.imem_scrubbing()
+    }
+}
+
 register!(NV_PFALCON_FALCON_DMATRFBASE @ PFalconBase[0x00000110] {
     31:0    base as u32;
 });
@@ -318,6 +336,33 @@ pub(crate) fn with_falcon_mem(self, mem: FalconMem) ->
Self {
     1:1     startcpu as bool;
 });
 
+register!(NV_PFALCON2_FALCON_CMEMBASE @ PFalcon2Base[0x00000160] {
+    31:18     value as u16;
+});
+
+register!(NV_PFALCON_FALCON_IMEMC @ PFalconBase[0x00000180[4; 16]] {
+    15:0      offs as u16;
+    24:24     aincw as bool;
+    28:28     secure as bool;
+});
+
+register!(NV_PFALCON_FALCON_IMEMD @ PFalconBase[0x00000184[4; 16]] {
+    31:0      data as u32;
+});
+
+register!(NV_PFALCON_FALCON_IMEMT @ PFalconBase[0x00000188[4; 16]] {
+    15:0      tag as u16;
+});
+
+register!(NV_PFALCON_FALCON_DMEMC @ PFalconBase[0x000001c0[8; 8]] {
+    15:0      offs as u16;
+    24:24     aincw as bool;
+});
+
+register!(NV_PFALCON_FALCON_DMEMD @ PFalconBase[0x000001c4[8; 8]] {
+    31:0      data as u32;
+});
+
 // Actually known as `NV_PSEC_FALCON_ENGINE` and `NV_PGSP_FALCON_ENGINE`
depending on the falcon
 // instance.
 register!(NV_PFALCON_FALCON_ENGINE @ PFalconBase[0x000003c0] {
@@ -355,6 +400,12 @@ pub(crate) fn with_falcon_mem(self, mem: FalconMem) ->
Self {
 
 // PRISCV
 
+// Turing and GA100 only
+register!(NV_PRISCV_RISCV_CORE_SWITCH_RISCV_STATUS @ PFalcon2Base[0x00000240] {
+    0:0     active_stat as bool;
+});
+
+// GA102 and later
 register!(NV_PRISCV_RISCV_CPUCTL @ PFalcon2Base[0x00000388] {
     0:0     halted as bool;
     7:7     active_stat as bool;
-- 
2.51.2

Joel Fernandes

2025-Nov-17 22:41 UTC

head link

[PATCH 06/11] gpu: nova-core: add Turing boot registers

On Fri, Nov 14, 2025 at 05:30:39PM -0600, Timur Tabi
wrote:> Define some more GPU registers used to boot GSP-RM on Turing and GA100.
> 
> Signed-off-by: Timur Tabi <ttabi at nvidia.com>
Please add some doc comments below on the registers, fields, purpose of
registers, etc.

thanks,

 - Joel
> ---
>  drivers/gpu/nova-core/regs.rs | 51 +++++++++++++++++++++++++++++++++++
>  1 file changed, 51 insertions(+)
> 
> diff --git a/drivers/gpu/nova-core/regs.rs b/drivers/gpu/nova-core/regs.rs
> index f79c7fdae6d9..c5389db1d98d 100644
> --- a/drivers/gpu/nova-core/regs.rs
> +++ b/drivers/gpu/nova-core/regs.rs
> @@ -223,6 +223,10 @@ pub(crate) fn vga_workspace_addr(self) ->
Option<u64> {
>      6:6     swgen0 as bool;
>  });
>  
> +register!(NV_PFALCON_FALCON_IRQMCLR @ PFalconBase[0x00000014] {
> +    31:0    value as u32;
> +});
> +
>  register!(NV_PFALCON_FALCON_MAILBOX0 @ PFalconBase[0x00000040] {
>      31:0    value as u32;
>  });
> @@ -231,6 +235,13 @@ pub(crate) fn vga_workspace_addr(self) ->
Option<u64> {
>      31:0    value as u32;
>  });
>  
> +register!(NV_PFALCON_FALCON_ITFEN @ PFalconBase[0x00000048] {
> +    0:0     ctxen as bool;
> +    1:1     mthden as bool;
> +    2:2     postwr as bool;
> +    4:4     secwl_cpuctl_alias as bool;
> +});
> +
>  // Used to store version information about the firmware running
>  // on the Falcon processor.
>  register!(NV_PFALCON_FALCON_OS @ PFalconBase[0x00000080] {
> @@ -272,6 +283,13 @@ pub(crate) fn mem_scrubbing_done(self) -> bool {
>      7:7     secure_stat as bool;
>  });
>  
> +impl NV_PFALCON_FALCON_DMACTL {
> +    /// Returns `true` if memory scrubbing is completed.
> +    pub(crate) fn mem_scrubbing_done(self) -> bool {
> +        !self.dmem_scrubbing() && !self.imem_scrubbing()
> +    }
> +}
> +
>  register!(NV_PFALCON_FALCON_DMATRFBASE @ PFalconBase[0x00000110] {
>      31:0    base as u32;
>  });
> @@ -318,6 +336,33 @@ pub(crate) fn with_falcon_mem(self, mem: FalconMem)
-> Self {
>      1:1     startcpu as bool;
>  });
>  
> +register!(NV_PFALCON2_FALCON_CMEMBASE @ PFalcon2Base[0x00000160] {
> +    31:18     value as u16;
> +});
> +
> +register!(NV_PFALCON_FALCON_IMEMC @ PFalconBase[0x00000180[4; 16]] {
> +    15:0      offs as u16;
> +    24:24     aincw as bool;
> +    28:28     secure as bool;
> +});
> +
> +register!(NV_PFALCON_FALCON_IMEMD @ PFalconBase[0x00000184[4; 16]] {
> +    31:0      data as u32;
> +});
> +
> +register!(NV_PFALCON_FALCON_IMEMT @ PFalconBase[0x00000188[4; 16]] {
> +    15:0      tag as u16;
> +});
> +
> +register!(NV_PFALCON_FALCON_DMEMC @ PFalconBase[0x000001c0[8; 8]] {
> +    15:0      offs as u16;
> +    24:24     aincw as bool;
> +});
> +
> +register!(NV_PFALCON_FALCON_DMEMD @ PFalconBase[0x000001c4[8; 8]] {
> +    31:0      data as u32;
> +});
> +
>  // Actually known as `NV_PSEC_FALCON_ENGINE` and `NV_PGSP_FALCON_ENGINE`
depending on the falcon
>  // instance.
>  register!(NV_PFALCON_FALCON_ENGINE @ PFalconBase[0x000003c0] {
> @@ -355,6 +400,12 @@ pub(crate) fn with_falcon_mem(self, mem: FalconMem)
-> Self {
>  
>  // PRISCV
>  
> +// Turing and GA100 only
> +register!(NV_PRISCV_RISCV_CORE_SWITCH_RISCV_STATUS @
PFalcon2Base[0x00000240] {
> +    0:0     active_stat as bool;
> +});
> +
> +// GA102 and later
>  register!(NV_PRISCV_RISCV_CPUCTL @ PFalcon2Base[0x00000388] {
>      0:0     halted as bool;
>      7:7     active_stat as bool;
> -- 
> 2.51.2
>

Alexandre Courbot

2025-Nov-19 02:17 UTC

head link

[PATCH 06/11] gpu: nova-core: add Turing boot registers

On Sat Nov 15, 2025 at 8:30 AM JST, Timur Tabi wrote:> Define some more GPU registers used to boot GSP-RM on Turing and GA100.
Nit (for the patch title): these are falcon registers, we just happen to
use them for booting the GSP. Also IIUC most of them also exist outside
of Turing.

Nouveau - Nov 2025 - [PATCH 06/11] gpu: nova-core: add Turing boot registers

[PATCH 06/11] gpu: nova-core: add Turing boot registers

[PATCH 06/11] gpu: nova-core: add Turing boot registers

[PATCH 06/11] gpu: nova-core: add Turing boot registers