Sanjay Soman
2009-Jan-29 18:21 UTC
[LLVMdev] Instruction with Multiple Destination operands
Hi, Is there a way to specify multiple destination operands for instructions (as pattern in .td file)? I got an error from tablegen when tried using multiple destination (for example, I was using a pattern to do divrem (division and remainder) instruction). Thanks, -Sanjay -------------- next part -------------- An HTML attachment was scrubbed... URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20090129/1eb45c02/attachment.html>
On Jan 29, 2009, at 10:21 AM, Sanjay Soman wrote:> Hi, > Is there a way to specify multiple destination operands for > instructions (as pattern in .td file)? I got an error from tablegen > when tried using multiple destination (for example, I was using a > pattern to do divrem (division and remainder) instruction). > > Thanks, > -Sanjay > >This is not *yet* possible. Someone needs to exhance tblgen language to describe multiple defs. Patches welcome. Evan> _______________________________________________ > LLVM Developers mailing list > LLVMdev at cs.uiuc.edu http://llvm.cs.uiuc.edu > http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev-------------- next part -------------- An HTML attachment was scrubbed... URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20090129/8daff2ec/attachment.html>
Apparently Analagous Threads
- [LLVMdev] LLC -view-isel-dags option on Windows/Cygwin build
- [patch] sparc build fix
- [LLVMdev] Targeting a platform with virtual instruction set and unlimited virtual registers
- [LLVMdev] How to determine Immediate Type in MachineOperand class?
- [LLVMdev] LLC -view-isel-dags option on Windows/Cygwin build