DagCombine()
case Intrinsic::arc_ACC64_NOGUARD_MPYWHFL: {
SDValue mpy(DAG.getMachineNode(ARC::MPYWHFL_null_rr, SDLoc(N), MVT::Glue,
N->getOperand(1), N->getOperand(2)), 0);
SDValue hi = DAG.getCopyFromReg(mpy, SDLoc(N), ARC::ACCHI, MVT::i32);
SDValue lo = DAG.getCopyFromReg(mpy, SDLoc(N), ARC::ACCLO, MVT::i32);
return DAG.getNode(ISD::BUILD_PAIR,SDLoc(N), MVT::i64, hi, hig);
Hi, my architecture will perform a fixed point multiply (i32 x i32) and store
the saturated result in a 64-bit accumulator. MVT::i64 is not legal on my
target.
This code sequence attempts to transform an:
i64 = MPY i32,i32
0xbf4382c: i32,ch = load 0xbf1dc2c, 0xbf43688,
0xbf437a0<LD4[@a31](tbaa=<badref>)> [ORD=1]
0xbf43944: i32,ch = load 0xbf1dc2c, 0xbf438b8,
0xbf437a0<LD4[@b31](tbaa=<badref>)> [ORD=2]
0xbf439d0: i32 = TargetConstant<135>
0xbf43a5c: i64 = llvm.arc.ACC64.NOGUARD.MUL.SQ31.SQ31 0xbf439d0, 0xbf4382c,
0xbf43944 [ORD=3]
To:
Ch = MPY i32,i32
I32,ch = Copy Accumulator.hi
I32,ch = Copy Accumulator.lo
I64 = BUILD_PAIR lo,hi
0xbf43f48: i32,ch = CopyFromReg 0xbf43e30, 0xbf43ebc [ORD=3]
0xbf44060: i32,ch = CopyFromReg 0xbf43e30, 0xbf43fd4 [ORD=3]
0xbf440ec: i64 = build_pair 0xbf43f48, 0xbf44060 [ORD=3]
0xbf43e30: glue = MPYDF_null_rr 0xbf4382c, 0xbf43944 [ORD=3]
The problem here is the multiply is ordered wrong. I think I have the glue
specified correctly in the code sequence I show at the top. What am I missing?
Thanks in advance
-------------- next part --------------
An HTML attachment was scrubbed...
URL:
<http://lists.llvm.org/pipermail/llvm-dev/attachments/20140220/b20c85bb/attachment.html>