Displaying 20 results from an estimated 4000 matches similar to: "Passing structs in C calling convention"
2015 May 22
2
[LLVMdev] Problems with instruction scheduling
----- Original Message -----
> From: "Paweł Bylica" <chfast at gmail.com>
> To: "LLVMdev" <llvmdev at cs.uiuc.edu>
> Sent: Friday, May 22, 2015 8:45:11 AM
> Subject: Re: [LLVMdev] Problems with instruction scheduling
>
>
>
> Any comments?
Not in particular, but I think we're pretty close to applying a rewrite by Jonas Paulsson
2015 May 22
2
[LLVMdev] Problems with instruction scheduling
----- Original Message -----
> From: "Paweł Bylica" <chfast at gmail.com>
> To: "Hal Finkel" <hfinkel at anl.gov>
> Cc: "LLVMdev" <llvmdev at cs.uiuc.edu>, "Jonas Paulsson" <jonas.paulsson at ericsson.com>
> Sent: Friday, May 22, 2015 9:19:14 AM
> Subject: Re: [LLVMdev] Problems with instruction scheduling
>
>
2016 Jun 20
2
Quality of LLVM headers
Joerg Sonnenberger via llvm-dev <llvm-dev at lists.llvm.org> writes:
> On Mon, Jun 20, 2016 at 05:05:18PM +0000, Paweł Bylica via llvm-dev wrote:
>> On Sun, Jun 19, 2016, 17:57 Joerg Sonnenberger <joerg at bec.de> wrote:
>>
>> > On Sun, Jun 19, 2016 at 03:24:22PM +0000, Paweł Bylica via llvm-dev wrote:
>> > > Hi LLVM,
>> > >
>>
2012 Aug 17
3
[LLVMdev] RFC: MCJIT enhancements
On Aug 17, 2012, at 2:50 AM, Paweł Bylica <pawel.bylica at ibs.org.pl> wrote:
> On Fri, Aug 17, 2012 at 12:16 AM, Kaylor, Andrew <andrew.kaylor at intel.com> wrote:
> Hi Paweł,
>
>
>
> Thanks for continuing this discussion.
>
>
>
> I like the simplicity of your suggestion. My only concern involves the ambiguity of what is meant by “environment”.
2016 May 12
2
Orc/MCJIT: Relocations vs pointers to functions
Thanks!
Currently using MCJIT. But migration to ORC is on my TODO list.
- Paweł
On Thu, May 12, 2016 at 8:30 PM Lang Hames <lhames at gmail.com> wrote:
> Hi Pawel,
>
> Option (1) and (3) are very similar, but using custom resolution (option
> 3) guarantees that JIT'd code can't accidentally end up depending on
> functions in your JIT that you didn't mean to
2016 Jun 20
2
Quality of LLVM headers
On Sun, Jun 19, 2016, 17:57 Joerg Sonnenberger <joerg at bec.de> wrote:
> On Sun, Jun 19, 2016 at 03:24:22PM +0000, Paweł Bylica via llvm-dev wrote:
> > Hi LLVM,
> >
> > I want to complain a bit about the quality of the code included in the
> > public LLVM headers. For projects that depend on LLVM is really hard to
> > just include LLVM headers not to
2014 Oct 27
4
[LLVMdev] Switch instruction lowering
Hi,
I'm interested in any information about implementations of switch
instruction and its runtime cost. If it's very target dependent, I'm mostly
care about X86. Pointing some LLVM code is also good.
- Paweł
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20141027/285f02e5/attachment.html>
2015 Jul 01
3
[LLVMdev] extractelement causes memory access violation - what to do?
----- Original Message -----
> From: "Pete Cooper" <peter_cooper at apple.com>
> To: "Hal Finkel" <hfinkel at anl.gov>
> Cc: "LLVMdev" <llvmdev at cs.uiuc.edu>, "Paweł Bylica" <chfast at gmail.com>
> Sent: Wednesday, July 1, 2015 6:42:41 PM
> Subject: Re: [LLVMdev] extractelement causes memory access violation - what to
2014 Dec 29
4
[LLVMdev] Caching ExecutionEngine / MCJIT
Hello everyone,
I need some advises about (re)using ExecutionEngine with MCJIT as a driver.
I'm developing a service that receives a piece of high-level code, compiles
it into LLVM IR function "main" and uses MCJIT to execute the function.
It can happen that the same piece of code is sent to the service many
times. I would like to cache the results (keep generated machine code
2015 Jul 01
2
[LLVMdev] extractelement causes memory access violation - what to do?
----- Original Message -----
> From: "Pete Cooper" <peter_cooper at apple.com>
> To: "Paweł Bylica" <chfast at gmail.com>
> Cc: "Hal Finkel" <hfinkel at anl.gov>, "LLVMdev" <llvmdev at cs.uiuc.edu>
> Sent: Wednesday, July 1, 2015 12:08:37 PM
> Subject: Re: [LLVMdev] extractelement causes memory access violation - what
2015 Jul 21
2
[LLVMdev] Problem with InsertPointGuard ABI?
On Tue, Jul 21, 2015 at 5:55 PM Justin Bogner <mail at justinbogner.com> wrote:
> Paweł Bylica <chfast at gmail.com> writes:
> > I can confirm that the issue has been caused by NDEBUG flag.
> >
> > On Mon, Jul 13, 2015 at 6:29 PM Reid Kleckner <rnk at google.com> wrote:
> >
> > The layout of AssertingVH has depended on NDEBUG since 2009,
2015 Jun 30
2
[LLVMdev] extractelement causes memory access violation - what to do?
On Tue, Jun 30, 2015 at 11:03 PM Hal Finkel <hfinkel at anl.gov> wrote:
> ----- Original Message -----
> > From: "Paweł Bylica" <chfast at gmail.com>
> > To: "David Majnemer" <david.majnemer at gmail.com>
> > Cc: "LLVMdev" <llvmdev at cs.uiuc.edu>
> > Sent: Tuesday, June 30, 2015 5:42:24 AM
> > Subject: Re:
2015 Jul 21
2
[LLVMdev] Problem with InsertPointGuard ABI?
On Tue, Jul 21, 2015 at 6:30 PM Justin Bogner <mail at justinbogner.com> wrote:
> Paweł Bylica <chfast at gmail.com> writes:
> > On Tue, Jul 21, 2015 at 5:55 PM Justin Bogner <mail at justinbogner.com>
> wrote:
> >
> > Paweł Bylica <chfast at gmail.com> writes:
> > > I can confirm that the issue has been caused by NDEBUG flag.
>
2012 Sep 05
2
[LLVMdev] RFC: MCJIT enhancements
ping
From: llvmdev-bounces at cs.uiuc.edu [mailto:llvmdev-bounces at cs.uiuc.edu] On Behalf Of Kaylor, Andrew
Sent: Tuesday, August 28, 2012 11:10 AM
To: Jim Grosbach; Pawel Bylica; Chris Lattner
Cc: llvmdev at cs.uiuc.edu (LLVMdev at cs.uiuc.edu)
Subject: Re: [LLVMdev] RFC: MCJIT enhancements
Has anything more happened with this?
-Andy
From: Jim Grosbach [mailto:grosbach at apple.com]
Sent:
2015 May 21
2
[LLVMdev] Problems with instruction scheduling
Hi,
I'm trying to fix PR23405 <https://llvm.org/bugs/show_bug.cgi?id=23405> -
assert failure during instruction scheduling in llc. I have related but
more generic questions.
Is there any higher level description of the algorithm used for instruction
scheduling in this case? It is new area for me and I would love to see
bigger picture.
My currently smallest test case contains 90 DAG
2016 May 09
2
Status of the official LLVM APT repositories
On Mon, May 9, 2016 at 4:46 PM Sylvestre Ledru <sylvestre at debian.org> wrote:
> Le 09/05/2016 à 07:34, Paweł Bylica a écrit :
> > llvm-3.8-dev is broken:
> >
> > CMake Error at /usr/share/llvm-3.8/cmake/LLVMConfig.cmake:178 (include):
> > include could not find load file:
> >
> > /usr/share/llvm/cmake/LLVMExports.cmake
> Brad King helped me
2013 Jul 23
4
[LLVMdev] [Patch] WinCOFFObjectWriter: fix for storing pointer to string table in header name field
Hi,
Recently I was hit by an assert in WinCOFFObjectWriter that had forbidden
storing pointer to string table in header name field when the pointer had
more that 6 decimal digits. This limit had been chosen to make
implementation easier (sprintf adds null character at the end) and could be
increased to 7 digits.
My patch is attached. The implementation uses additional buffer on the
stack to make
2012 Aug 28
0
[LLVMdev] RFC: MCJIT enhancements
Has anything more happened with this?
-Andy
From: Jim Grosbach [mailto:grosbach at apple.com]
Sent: Friday, August 17, 2012 7:51 AM
To: Paweł Bylica; Chris Lattner
Cc: llvmdev at cs.uiuc.edu (LLVMdev at cs.uiuc.edu); Kaylor, Andrew
Subject: Re: [LLVMdev] RFC: MCJIT enhancements
On Aug 17, 2012, at 2:50 AM, Paweł Bylica <pawel.bylica at ibs.org.pl<mailto:pawel.bylica at ibs.org.pl>>
2015 Jul 02
2
[LLVMdev] extractelement causes memory access violation - what to do?
----- Original Message -----
> From: "David Majnemer" <david.majnemer at gmail.com>
> To: "Hal Finkel" <hfinkel at anl.gov>
> Cc: "Pete Cooper" <peter_cooper at apple.com>, "LLVMdev" <llvmdev at cs.uiuc.edu>
> Sent: Wednesday, July 1, 2015 7:17:19 PM
> Subject: Re: [LLVMdev] extractelement causes memory access violation
2013 Dec 20
3
[LLVMdev] Switch instruction optimization
Hello there,
I have a high level code which would look like that in C++:
enum E { A, B, C };
E int2e(long i) {
switch(i) {
case 0: return A;
case 1: return B;
case 2: return C;
default: return A;
}
}
It is compiled to this IR with O3 optimization:
define i64 @int2e(i64 %i_arg) #0 {
entry:
switch i64 %i_arg, label %label_case1 [
i64 2, label