similar to: [LLVMdev] CodeGen instructions and patterns

Displaying 20 results from an estimated 400 matches similar to: "[LLVMdev] CodeGen instructions and patterns"

2012 Feb 24
0
[LLVMdev] CodeGen instructions and patterns
Hi Omer, On Feb 24, 2012, at 8:46 AM, محمد ﻋﻤﺮ ﺩﻫﻠﻮﻯ <omerbeg at gmail.com> wrote: > Is there a generic function that gives the machine instructions and their patterns given in the .td files of a backend specification ? > or a subset which match a certain opcode ? I'm not aware of any dump utility functions to display that information concisely. I agree such a thing would be
2011 Aug 15
0
[LLVMdev] Order of code generation
After enabling assertions and recompilation I still get this error. ~/bin/llvm$ llc -view-isel-dags t3.bc llc: Unknown command line argument '-view-isel-dags'. Try: 'llc -help' llc: Did you mean '-fast-isel-abort'? and I see the view-edge bundles option but get the following error. ~/bin/llvm$ llc -view-edge-bundles t3.bc Writing
2011 Aug 15
2
[LLVMdev] Order of code generation
On 15/08/11 13:12, محمد ﻋﻤﺮ ﺩﻫﻠﻮﻯ wrote: > How do I enable the assertions when building ? > I am using 2.9, the current version, and when I use the standard build llc does > not give me the view-*-dags options. Configure with --enable-assertions Ciao, Duncan. > > -Omer > > On Sat, Aug 13, 2011 at 1:50 AM, Duncan Sands <baldrick at free.fr > <mailto:baldrick at
2012 Feb 24
0
[LLVMdev] CodeGen instructions and patterns
(readding cc llvmdev) On Feb 24, 2012, at 11:46 AM, محمد ﻋﻤﺮ ﺩﻫﻠﻮﻯ <omerbeg at gmail.com> wrote: > > > otherwise how are the machine instructions being accessed/matched for instruction selection ? > > > > Have a look at the code in SelectionDAGISel. > > > I am looking at the ARM backend. > In specific, the instruction selection. > In Select(N),
2012 Mar 31
1
[LLVMdev] LLVM Instruction selection matcher
I have a few questions about matching in the selector. 1. Why does the size of the MatcherTable greatly exceed the number of patterns defined in the target description? If it simply contains all the variants of the patterns then what is the encoding of these entries ? 2. Is there a simple way to extract the root opcode of a pattern from the MatcherTable entry ? 3. I believe the entries in the
2011 Aug 13
2
[LLVMdev] Order of code generation
On 13/08/11 00:01, Cameron Zwarich wrote: > They do work if you have GraphViz binaries in your path when you configure LLVM. I think you also need to build with assertions enabled. Ciao, Duncan. > > Cameron > > On Aug 12, 2011, at 2:59 PM, محمد ﻋﻤﺮ ﺩﻫﻠﻮﻯ wrote: > >> I need help with visualizing graphs before and after instruction selection. >> The llc options
2011 Aug 12
2
[LLVMdev] Order of code generation
I need help with visualizing graphs before and after instruction selection. The llc options listed in the docs do not work as specified. -Omer 2011/8/8 Rafael Ávila de Espíndola <rafael.espindola at gmail.com> > On 08/06/2011 02:40 AM, Sanjoy Das wrote: > > Hi! > > > > I have a DAG (attached), which, according to me, should result in the > > code for
2011 Aug 15
0
[LLVMdev] Order of code generation
How do I enable the assertions when building ? I am using 2.9, the current version, and when I use the standard build llc does not give me the view-*-dags options. -Omer On Sat, Aug 13, 2011 at 1:50 AM, Duncan Sands <baldrick at free.fr> wrote: > On 13/08/11 00:01, Cameron Zwarich wrote: > > They do work if you have GraphViz binaries in your path when you > configure LLVM.
2011 Aug 12
0
[LLVMdev] Order of code generation
They do work if you have GraphViz binaries in your path when you configure LLVM. Cameron On Aug 12, 2011, at 2:59 PM, محمد ﻋﻤﺮ ﺩﻫﻠﻮﻯ wrote: > I need help with visualizing graphs before and after instruction selection. > The llc options listed in the docs do not work as specified. > > -Omer > > 2011/8/8 Rafael Ávila de Espíndola <rafael.espindola at gmail.com> > On
2012 Apr 12
1
[LLVMdev] Instruction selector option in clang
In llc I can change the selector using -fast-isel. how can I do this in clang ? -Omer -------------- next part -------------- An HTML attachment was scrubbed... URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20120411/3efacf9e/attachment.html>
2011 Nov 16
0
[LLVMdev] LLVM 3.0 release notes ARM Target
what do you mean by "more optimal instructions" ? -omer On Wed, Nov 16, 2011 at 1:28 AM, Joe Abbey <jabbey at arxan.com> wrote: > I've done a first pass over the past 6 months of changes and some notable > things stood out: > > * The ARM backend has reworked Set Jump Long Jump EH Lowering. > * The ARM backend includes improved support for Cortex-M > *
2011 Nov 16
4
[LLVMdev] LLVM 3.0 release notes ARM Target
I've done a first pass over the past 6 months of changes and some notable things stood out: * The ARM backend has reworked Set Jump Long Jump EH Lowering. * The ARM backend includes improved support for Cortex-M * The ARM backend adds parsing and encoding ARM/Thumb/Thumb2 assembly There are also many many code generation improvements which select more optimal instructions. Those seemed
2008 Jun 18
3
Number of digits in paste funciton
Hi! Does anyone know hot to set number of digits to be printed in function 'paste'? Tine Mla?
2006 Sep 17
0
[LLVMdev] how to declare that two registers must be different
On Sun, 17 Sep 2006, [UTF-8] Rafael Esp?ndola wrote: > The ARM has a multiply instruction of the form Rd=Rm*Rs where Rd != Rm. > How can I add this requirement to the instruction definition? Unfortunately there is currently no great way to do this. Some options are: 1. Pin one operand to a specific register, one that isn't allocated (e.g. R12). Use copyto/fromreg to get to it.
2005 Mar 25
2
Port speex to my iPAQ 1945
Hi I want to port speex to my pocket PC iPAQ1945 which has a Samsung processor 2410, an ARM9-based processor. I would like to write the specific optimized code for this chip. I had some experience at DSP chip and fixed-point coding but know nothing about embedded system and ARM. Could someone tell me some hint how to write optimized code for this pocket PC. If you can give me some links that will
2006 Sep 17
2
[LLVMdev] how to declare that two registers must be different
The ARM has a multiply instruction of the form Rd=Rm*Rs where Rd != Rm. How can I add this requirement to the instruction definition? Thanks, Rafael
2009 Feb 15
2
text_area_tag not escaping content by default
I stumbled on the fact that text_area_tag does not HTML escape its content by default. For example: text_area_tag "body", "</textarea><script>alert(''xss'');<script>" If you try that, you''ll see that the content is inserted literally. Considering the fact that the tag helpers all encode their attribute values by default, does this
2013 Jun 05
1
[LLVMdev] a document bug in lib/CodeGen/README.txt
I think I found a bug in lib/CodeGen/README.txt: The register "lr" should be "r4" in instruction "str lr, [sp, #+52]" of : and then "merge" mul and mov: > mul r4, r4, lr > str lr, [sp, #+52] > ldr lr, [r1, #+32] > sxth r3, r3 > mla r4, r3, lr, r4 -------------- next part -------------- An HTML
2009 Aug 29
1
Run GNU screen as a normal user
Hi guys, I am currently looking for a workaround with regards to running screen as a normal user. When I try to run it, I get the following: [mbaluyos at mla torrents]$ screen Cannot open your terminal '/dev/pts/0' - please check. To get around this, I had to chmod 777 /dev/pts/0. It's an insecure hack so I'm looking for the right way of doing it. Would anyone be able to guide
2017 Nov 27
1
Scatterplot of many variables against a single variable
You do not appear to have read the Posting Guide mentioned at the bottom if this and every posting on the mailing list. Only a very few attachment types are allowed through the mailing list... and due to the way many email programs fail to identify them properly, even those few types may not make it through. Also, this is a plain text email list... any time you send HTML-formatted email it gets