similar to: Your Confirmation Required

Displaying 20 results from an estimated 200 matches similar to: "Your Confirmation Required"

2007 Aug 24
4
Confirm email... (Giant-sized gifts, decor and props)
5-foot pencils? Gallon-sized coffee mugs? 10-pound chocolate bars? Yes! Yes! Yes! And yes to dozens of other common objects in uncommonly BIG sizes! That's what GreatBigStuff.com is all about! Thank you for your interest in http://www.GreatBigStuff.com. This message is to verify that you wish to have your email address: rsync@lists.samba.org added to the GreatBigStuff.com mailing list.
2007 Aug 25
2
We're going to miss you!
This message is to confirm the removal of your email address: rsync@lists.samba.org from the GreatBigStuff.com GreatBigStuff.com mailing list. We're sorry to see you go! If you feel you have received this notice in error, please visit the GreatBigStuff.com GreatBigStuff.com mailing list at our website: http://www.GreatBigStuff.com to add yourself automatically, or click on the link below
2019 Oct 23
2
[cfe-dev] [Openmp-dev] GitHub Migration Starting Now
On Tue, 2019-10-22 at 09:57 -0700, Tom Stellard via cfe-dev wrote: > On 10/22/2019 09:08 AM, Tom Stellard via Openmp-dev wrote: > > Hi, > > > > We're getting ready to start migrating to GitHub. SVN will be > > moved to read-only now and we'll > > begin the process of turning on GitHub commit access. I'll send an > > email when we're done.
2004 Sep 10
4
Blocking and compression.
I did some research on patent claims on range and arithmetic coding. The original range code pdf presented in the UK by an ibm employee at the time asserts no patent claims what so ever. If there are patents I cant find em. I have the original paper in PDF if anyone cares to see it. Its a good candidate for encoding because browsing a few of the implememntations avaialable on line, I can roll my
2020 Jun 08
2
Nested instruction patterns rejected by GlobalISel when having registers in Defs
Hi Daniel, Thanks for replying; I was hoping to get in touch with you on this issue. I had a look at how SelectionIDAG does it when generating the matcher table, and it does consider the implicit defs as additional output. Here is the match table generated for the pattern: /* 0*/ OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND), /* 3*/ OPC_MoveChild0, /* 4*/ OPC_CheckOpcode,
2020 Jun 04
2
Nested instruction patterns rejected by GlobalISel when having registers in Defs
Hi Dominik, Thanks for your reply. In my case, the Defs is the cause of the problem. Or rather, it is part of the problem, because when I remove it from the instruction TableGen gives me a different error message which concerns a part which is deeper into the pattern tree, so at least it is able to proceed beyond that part of the pattern. I have also stepped TableGen inside gdb and
2020 Jan 02
2
u2f seed
That sounds like the application param is still used as part of the process though? Would allowing the user to specify the application work in the Solokey case? What is stored in the private keyfile? The documentation says no private key is stored there. So is it just information used to reseed the public/private key? Thanks, Kevin ________________________________________ From: openssh-unix-dev
2019 Nov 28
3
Instcombine and bitcast of vector. Wrong CHECKs in cast.ll, miscompile in instcombine?
Hi, In llvm/test/Transforms/InstCombine/cast.ll there is a test like this: target datalayout = "E-p:64:64:64-p1:32:32:32-p2:64:64:64-p3:64:64:64- a0:0:8-f32:32:32-f64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:64- v64:64:64-v128:128:128-n8:16:32:64" [...] define <3 x i32> @test60(<4 x i32> %call4) { ; CHECK-LABEL: @test60( ; CHECK-NEXT: [[P10:%.*]] = shufflevector
2020 Jul 08
4
[RFC] Saturating left shift intrinsics
Hello, This is an RFC for adding intrinsics which perform saturating signed/unsigned left shift. There is currently a patch on Phabricator here: https://reviews.llvm.org/D83216 The intrinsics are of the form i32 @llvm.sshl.sat.i32(i32, i32) i32 @llvm.ushl.sat.i32(i32, i32) <4 x i32> @llvm.sshl.sat.v4i32(<4 x i32>, <4 x i32>) <4 x i32>
2004 Sep 10
2
Blocking and compression.
On Tue, 2004-01-20 at 23:44, Josh Coalson wrote: > Miroslav did some experiments with searching for optimum blocksize. > from what I remember it made at best a couple percent difference. > there was a thread about it here a while back. > Did his changes make it in? I can think of a coupla ways to approach this and I'd like to hear about what he tried. A couple of % doesnt seem
2020 Jun 16
3
Codifying our Brace rules-
I'm with Matt on this one. I much prefer the approach of ALWAYS use braces for ifs and for loops, even if they're not needed, for basically the same reasons as he put. The number of times I've added a statement inside an if without braces and forget to add them is annoyingly high, especially as it's not always an obvious error upfront. Similarly, being involved in a downstream
2019 Oct 31
5
RFC: On non 8-bit bytes and the target for it
On Wed, 2019-10-30 at 15:30 -0700, Chris Lattner via llvm-dev wrote: > > On Oct 30, 2019, at 3:07 AM, Jeroen Dobbelaere via llvm-dev < > > llvm-dev at lists.llvm.org> wrote: > > > > > From: llvm-dev <llvm-dev-bounces at lists.llvm.org> On Behalf Of JF > > > Bastien via > > > > [..] > > > Is it relevant to any modern compiler
2004 Sep 10
0
Blocking and compression.
--- Wayde Milas <wmilas@rarcoa.com> wrote: > The last one is truely frightening. AT&T hold the patent. The link > for > it is at: > http://patft.uspto.gov/netacgi/nph-Parser?u=/netahtml/srchnum.htm&Sect1=PTO1&Sect2=HITOFF&p=1&r=1&l=50&f=G&d=PALL&s1=5025258.WKU.&OS=PN/5025258&RS=PN/5025258 > Trying to read and grok it is mind numbing.
2019 Oct 22
4
GitHub Migration Starting Now
Hi, We're getting ready to start migrating to GitHub. SVN will be moved to read-only now and we'll begin the process of turning on GitHub commit access. I'll send an email when we're done. -Tom
2020 Aug 07
4
Saturating float-to-int casts
I have encountered a need for float-to-int casts that saturate to min/max when the value is out of the range of the target type. It seems that there is no intrinsic to do this, currently, but on IRC it was pointed out that a patch [1] has been proposed to implement this functionality in exactly the way that I was looking for. It looks like the discussion has died out but I was hoping maybe to
2015 Jun 04
1
Anybody got windows 10 working with our classic DC / need to migrate to samba4?
On Thu, Jun 4, 2015 at 5:23 AM, Marc Muehlfeld <mmuehlfeld at samba.org> wrote: > Hello Scott, > > Am 04.06.2015 um 08:47 schrieb Scott Lovenberg: >> Marc, I'm assuming your test was a clean Samba install with stock >> configurations and a clean Windows-10 9926 (with no previous contact >> to either AD or NT4 domains)? > > Yes. It was a new installed
2020 Jun 24
2
Loop vectorization and unsafe floating point math
Hi llvm-dev! We are doing some fuzzy testing using C program generators, and one question that came up when generating a program with both floating point arithmetic and loop pragmas was; Is the loop vectorizer really allowed to vectorize a loop when it can't prove that it is safe to reorder fp math, even if there is a loop pragma that hints about a preferred width. When reading here
2020 Sep 01
2
[RFC] [DebugInfo] Using DW_OP_entry_value within LLVM IR
Hi David, Thanks for your comments! I just want to add that I think it would neat if the entry values could map into multi-location dbg.values and DBG_VALUEs that are being proposed on this list. For example, if we have: int local = param1 + param2 + 123; I think it would be good if we would be able to to represent the four different permutations of the values of the parameters being
2020 Jun 04
2
Nested instruction patterns rejected by GlobalISel when having registers in Defs
Hi, I am in the process of porting our target to GlobalISel, and have encountered a problem. Nearly all instructions in our instruction set make modifications to a CC register, and hence are defined as follows: let ..., Defs = [CCReg] in def shfts_a32_imm7: Instruction<(outs OurRC:$dst), ...>; What's more, many of these instructions have patterns where the instruction itself
2020 Jun 24
2
Target specific named address spaces
Hi, Is there a way to implement named address spaces with clang/llvm as it is possible with gcc ? We would like to have our own named address space that would be recognized by the frontend. Thanks in advance! Regards, Sebastien