Displaying 20 results from an estimated 2000 matches similar to: "w32dasm - Windows Disassembler 32 - works, please update docs"
2012 Jun 06
0
[LLVMdev] MC disassembler for ARM
Hi David,
> I've try to use llvm-objdump to disassemble some ARM binary, such as busybox
> in android.
>
> ./llvm-objdump -arch=arm -d busybox
It's probably assuming the wrong architecture revision. I don't have
an android busybox handy, but I see similar on binaries compiled for
ARMv7. The trick is to use:
llvm-objdump -triple=armv7 -d whatever
(ARMv7 covers virtually
2018 Apr 03
0
Problems using LLVM as a disassembler.
Hi,
I have been trying to use LLVM as a disassembler, thus providing a
small part of my decompiler that I am working on.
It currently decompiles from X86_64 binary.o -> LLVM IR.
It works with a small set of test programs so far, so cannot currently
handle large binary programs yet.
The problem is with the LLVM "getInstruction()" method.
It used to have a PC (program counter)
2004 Nov 20
3
A new alternative to see who is online
Hi all,
I have been facing about the problem to know who is online with asterisk PBX.
However users wanted to see it right away, without launching any application. As I could not find any solution with IP phones and users were really complaining, I decided to write this little application that runs under windows and stays on screen.
It is not perfect, but it works and I think it can help other
2012 Jun 07
2
[LLVMdev] MC disassembler for ARM
Hi Tim,
Thanks a lot for the reply.
I tested libc.so which is a shared library. llvm-objdump also report some
disassemble errors.
Could you please tell me more about $a, $t and $d symbols? How these
symbols are used to define different regions? Where I can find this symbols
in ELF object file?
Thanks,
David
I'm now try to find a decoder of ARM instructions in oder
On Thu, Jun 7, 2012
2009 Aug 22
0
[LLVMdev] X86 Disassembler
On Aug 19, 2009, at 4:39 PM, Sean Callanan wrote:
> thanks for your comments. I'll respond to them individually. I've
> attached a new revision of the patch that addresses them. Patch
> built and tested against SVN 79487, with the additional attached fix
> that fixes an Intel table bug.
Thanks Sean, comments below. Are you sure you attached the updated
patch? I
2006 Jul 13
1
TR: Latent Class Analysis
_____
De : Pousset [mailto:maud.pousset@noos.fr]
Envoyé : mardi 4 juillet 2006 18:38
À : 'r-help@stat.math.ethz.ch'
Objet : Latent Class Analysis
Hello everybody,
I am working on latent class analysis and have already used the ‘R’ function
« lca » (in the e1071 package). I ‘ve got interesting results but I can’t
simply find out the methodology used by this routine :
1) What
2015 Jan 07
4
[LLVMdev] ARM disassembler
Hi,
I am newbie for LLVM. I need some help,
I want to disassemble ARM binaries and perform some operation on LLVM IR
and again back to generate ARM binary from modified ARM LLVM IR. How I can
proceed for the same.
Any tool or document will be highly appreciated.
Thanks and Regards,
Deep
-------------- next part --------------
An HTML attachment was scrubbed...
URL:
2012 Jun 06
3
[LLVMdev] MC disassembler for ARM
Hi Evan,
Thanks for the information!
I've try to use llvm-objdump to disassemble some ARM binary, such as
busybox in android.
./llvm-objdump -arch=arm -d busybox
There are many instructions cannot decode,
:./llvm-objdump: warning: invalid instruction encoding
Did I use llvm-objdump in a correct way?
I think that one possible reason is that llvm-objdump encounter pc relative
data.
2017 Nov 30
2
PPC64 Disassembler
> But where is the flat set? Maybe I can debug and check what is going on.
The MCInstrDesc are in a table in lib/Target/PowerPC/PPCGenInstrInfo.inc
of your build directory.
> Some additional information:
>
> MCInst opcode: 0x7cb
> Decode Index: 0x1e
I had assumed this would have dissembled to '// Inst #234 = BC' which does
have the branch flag set, but I think that
2009 Aug 19
3
[LLVMdev] X86 Disassembler
Bill,
thanks for your comments. I'll respond to them individually. I've
attached a new revision of the patch that addresses them. Patch built
and tested against SVN 79487, with the additional attached fix that
fixes an Intel table bug.
Sean
On 2009/08/18, at 0:57, Bill Wendling wrote:
> 0. Watch out for tabs!
Fixed. Thanks.
> 1. Includes like this "#include
2009 Mar 23
0
Language settings on wine...?
I'm trying to run a japanese .exe programme on wine but it won't display the jp characters even when I've set the locale to Japanese.
The same situation for Chinese programmes...
I've tried to place .ttf files for Japanese, Chinese and English fonts in the Fonts folder under drive_c but that wouldn't work too.
Does it have anything to do with this page which I don't
2009 Jul 07
1
Regression Testing Issue
I'm currently in the process of regression testing a bug (http://bugs.winehq.org/show_bug.cgi?id=19219). However, I ran into a problem that http://www.winehq.org/docs/winedev-guide/x1348 doesn't cover.
Say a dev submits a series of patches that rely on each other for something, such as communications. While doing git bisect, some of those patches end up on opposite sides of the bisect.
2006 Jan 12
0
parallel port in new wine
Hi :)
I'm new, I've read http://www.winehq.com/site/docs/winedev-guide/otherdebug
It works with older versions of wine, but it doesn't work with the new
versions (0.9.x).
Could you modify the document? In particular:
---
edit config (usually in ~/.wine/) and in the ports section add the
following two lines
read=0x378,0x379,0x37a,0x37c,0x77a
write=0x378,x379,0x37a,0x37c,0x77a
---
2013 Nov 28
0
[LLVMdev] [llvm] r195903 - AArch64: Fix a bug about disassembling post-index load single element to 4 vectors
It is r195843 and fixed in r195905, FYI.
2013/11/29 Reed Kotler <rkotler at mips.com>:
> I"m getting build errors I think from one of your patches O tjoml.
>
> You need to have a build area that builds with clang and does warnings as
> errors to avoid these issues on putback.
>
> here is my configure step for example:
> /home/rkotler/llvm_trunk/configure
2013 Nov 28
1
[LLVMdev] [llvm] r195903 - AArch64: Fix a bug about disassembling post-index load single element to 4 vectors
I'm still seeing this problem.
On 11/28/2013 09:37 AM, NAKAMURA Takumi wrote:
> It is r195843 and fixed in r195905, FYI.
>
> 2013/11/29 Reed Kotler <rkotler at mips.com>:
>> I"m getting build errors I think from one of your patches O tjoml.
>>
>> You need to have a build area that builds with clang and does warnings as
>> errors to avoid these
2010 Jul 06
2
[LLVMdev] simple way to print disassembly of final code from jit?
Hi,
With the new llvm-mc code for disassembling, what is the recommended
way to disassemble the final code produced by a JIT compiler backend?
(Eg. in the toy.cpp example from the tutorial).
I can get the void* for the final code, but I don't know its length -
superficially at least it appears I need to know the length to
disassemble it as a buffer?
Thanks
b.
2010 Jul 07
0
[LLVMdev] simple way to print disassembly of final code from jit?
If you're on a recent flavor of Linux, you may be able to just go into
gdb and type "disas <pointer-to-JITed-code>". More detail here:
http://llvm.org/docs/DebuggingJITedCode.html
If you still want to do it programmatically, I think you might be
stuck. IIRC the length known by the JIT memory allocator is an
overestimate (it's rounded up for alignment), so the
2013 Nov 28
2
[LLVMdev] [llvm] r195903 - AArch64: Fix a bug about disassembling post-index load single element to 4 vectors
I"m getting build errors I think from one of your patches O tjoml.
You need to have a build area that builds with clang and does warnings
as errors to avoid these issues on putback.
here is my configure step for example:
/home/rkotler/llvm_trunk/configure --enable-werror
--prefix=/home/rkotler/ll
vm/install CC=/home/rkotler/llvm_3_2/install/bin/clang
CXX=/home/rkotler/llvm_3_
2009 Aug 18
0
[LLVMdev] X86 Disassembler
Hi Sean,
> the attached diff implements a table-driven disassembler for the X86
> architecture (16-, 32-, and 64-bit incarnations), integrated into
> the MC framework. The disassembler is table-driven, using a custom
> TableGen backend to generate hierarchical tables optimized for fast
> decode. The disassembler consumes MemoryObjects and produces arrays
> of
2017 Nov 30
2
PPC64 Disassembler
The `isBranch` flag is already set on the branch instructions. Furthermore,
we do use the `isBranch()` query in a few places in the PPC back end, so
this does work. Perhaps there's something specific about the lldb usage? Is
it somehow possible that the `isBranch()` query is called on the wrong
instruction?
Would you be able to provide a test case that reproduces the issue?
On Thu, Nov 30,