Displaying 20 results from an estimated 9000 matches similar to: "constrained input for optimization algorithm"
2006 Aug 09
1
minimization a quadratic form with some coef fixed and some constrained
Hello, all,
I had problems with an extension to a classic optimization problem.
The target is to minimize a quadratic form a'Ma with respect to vector
b, where vector a=(b',-1)', i.e., a is the expand of b, and M is a
symmetric matrix (positive definite if needed). One more constrain on b
is b'b=1. I want to solve b given M.
I tried but it seems impossible to find an analytic
2008 Sep 23
3
Generating series of distributions with the same skewness and different kurtosis or with same kurtosis and different skewness?
Dear R users,
I hope to explain the concepts of skewness and kurtosis by generating
series of distributions with same skewness and different kurtosis or with
same kurtosis and different skewness, but it seems that i cannot find the
right functions.
I have searched the mailing list, but no answers were found.
Is it possible to do that in R? Which function could be used?
Thanks a lot.
--
2004 May 28
1
optim(method="SANN")
Hello List
I'm working on a combinatoric problem in which the object is to
minimize the badness() of a vector. I think this class of problem is only
soluble by optim() using method=SANN.
The badness() of anything is >= 0, and when I've found a solution with
zero badness, I want optim() to stop (carrying on beyond zero badness
cannot improve the solution). Efficiency is crucial here.
2012 Jul 01
7
btrfs_print_tree?
HI,
Do anyone know where btrfs_print_tree is invoked? thanks.
--
Regards,
Zhi Yong Wu
--
To unsubscribe from this list: send the line "unsubscribe linux-btrfs" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
2015 Nov 19
2
Get timestamp and processor ID in the IR
Hi Hal,
Thanks for the pointer. Is it possible to get the processor ID on X86
architecture? There is a library call in linux, sched_getcpu(), to the ID.
Also, is it possible to get the program counter in the IR?
Best,
Zhi
On Thu, Nov 19, 2015 at 1:33 PM, Hal Finkel <hfinkel at anl.gov> wrote:
> Hi Zhi,
>
> There is no standard (architecture-independent) way to get the processor
2015 May 14
4
[LLVMdev] how to disable sse and avx
Thanks, Mats. Actually, it is able to generate the assembly now if I use
the follow command: clang++ -O3 -S -mllvm --x86-asm-syntax=intel -mno-sse
-o test_nosee.s test.cpp
However, when I use g++ -O3 -o test_nosse test_nosse.s -lm to generate the
executable, if gives me the following errors:
Error: too many memory references for `sub'
Error: too many memory references for `mov'
Error:
2015 May 04
2
[LLVMdev] Load value and broadcast in LLVM
Hi Shahid,
Thank you so much for your response. You suggested approach is what I am
right now using. However, it seems that the overhead is a little bit high
because we are introducing two more instructions. I was wondering if there
was a cheaper way to do it.
Best,
Zhi
On Mon, May 4, 2015 at 2:12 AM, Shahid, Asghar-ahmad <
Asghar-ahmad.Shahid at amd.com> wrote:
> Hi Zhi,
>
>
2015 Nov 19
2
Get timestamp and processor ID in the IR
Say if we have 8 cores, I want to get which core is running the current
program. Thanks.
On Thu, Nov 19, 2015 at 3:37 PM, Hal Finkel <hfinkel at anl.gov> wrote:
> ----- Original Message -----
> > From: "zhi chen" <zchenhn at gmail.com>
> > To: "Hal Finkel" <hfinkel at anl.gov>
> > Cc: llvm-dev at lists.llvm.org
> > Sent: Thursday,
2015 Apr 18
2
[LLVMdev] how can I create an SSE instrinsics sqrt?
Thanks, Shahid. It is fixed now.
On Fri, Apr 17, 2015 at 8:50 PM, Shahid, Asghar-ahmad <
Asghar-ahmad.Shahid at amd.com> wrote:
> Hi zhi,
>
>
>
> You have to also pass the value type to getDecalaration() API such as
>
>
>
> Value* sqrtv = Intrinsic::getDeclaration(M, Intrinsic::x86_sse2_sqrt_pd,
> v->getType());
>
>
>
> Regards,
>
>
2015 May 04
4
[LLVMdev] Load value and broadcast in LLVM
Is it possible to load a value into a vector register and broadcast it in
LLVM?
For example, for the following address %x
%x = getelementptr inbounds %struct._Ray* %ray, i32 0, i32 0, i32 0
instead of loading the value at %x into a scalar register %0:
%0 = load double* %x, align 4, !tbaa !0
I want to load it into a <2 x double> vector register %1 and make both of
the two elements in %1
2015 Nov 19
2
Get timestamp and processor ID in the IR
Hi,
I am wondering if it is possible to get the time-stamp and the processor ID
where an instruction is exectued in the IR? Thanks for your help in
advance:)
Best,
Zhi
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20151119/dbbafb32/attachment.html>
2015 Apr 17
2
[LLVMdev] how to use "new instruction()"
It seems that the problem was because I used builder.CreateFAdd to create
a <2 x double> vectortype FADD instruction. It works if I use it to create
the scalar version FADD. I want to have an instruction like: *%2 = fadd <2
x double> undef, <2 x double> undef. *The following is the way I used to
create the vectorized FADD instruction:
//pInst is a double type instruction
2015 Apr 17
2
[LLVMdev] how to use "new instruction()"
I got it. Thanks, Nick. So, it is back to the previous problem. If I have
the following instruction:
%3 = fadd double %1, double %2
I want to change it into
%6 = fadd <2 x double> %4, double %5
where %4 = <double %1, double %1>, %5 = <double %2, double %2>, how can I
do this?
Thanks,
Best
On Fri, Apr 17, 2015 at 1:56 AM, Nick Lewycky <nicholas at mxc.ca> wrote:
>
2016 Jan 20
2
error of using GATHER intrinsic
Got it. Thanks. I will try it with the trunk version.
On Wed, Jan 20, 2016 at 1:36 PM, Tim Northover <t.p.northover at gmail.com>
wrote:
> Hi Zhi,
> On 20 January 2016 at 13:33, zhi chen <zchenhn at gmail.com> wrote:
> > Thanks for your response. The attached is the .bc file after my pass. I
> > could generate the assembly with -mcpu=skx but not with
2016 Jan 23
3
how to force llvm generate gather intrinsic
Thanks for your response, Sanjay. I know there are intrinsics available in
C/C++. But the problem is that I want to instrument my code at the IR level
and generate those instructions. I don't want to touch the source code.
Best,
Zhi
On Fri, Jan 22, 2016 at 4:54 PM, Sanjay Patel <spatel at rotateright.com>
wrote:
> I was just looking at the related masked load/store operations, and
2015 Apr 21
2
[LLVMdev] what's the best way to insert an instruction after the current instruction
Does the insert point also mean inserting before the instruction?
On Tue, Apr 21, 2015 at 3:36 PM, Daniel Berlin <dberlin at dberlin.org> wrote:
> IRBuilder takes an insertion point.
> Use it?
>
>
> On Tue, Apr 21, 2015 at 3:17 PM, zhi chen <zchenhn at gmail.com> wrote:
> > The current instruction is:
> >
> > Instruction *pInst;
> >
> >
2016 Jan 18
3
error of using GATHER intrinsic
Hi all,
I am using gather intrinsic to load a value from the same address twice at
the same time. Basically, I used my own pass to changed the following
bitcode:
%a = getelementptr inbounds [100 x double], [100 x double]* %A, i32, 0, i64
0
%1 = load double, double* a, align
to:
%a = getelementptr inbounds [100 x double], [100 x double]* %A, i32, 0, i64
0
%splat.a = insertelement <2 x
2015 Apr 17
2
[LLVMdev] how to use "new instruction()"
Thanks Nick, that's something what I am trying to implement as the
following. But it seems I still only get the constant value not the
instruction. Could you please go over the following instruction and see
what wrong with it? Thanks for your time again.
Value *vecVal = NULL;
IRBuilder<> builder(&*pInst);
Type *vecTy = VectorType::get(Type::getDoubleTy(ctxt), 2);
Value
2015 Apr 17
2
[LLVMdev] how to use "new instruction()"
Value * is the instruction.
use dyn_cast<Instruction> to get to it.
On Thu, Apr 16, 2015 at 11:39 PM zhi chen <zchenhn at gmail.com> wrote:
> But IRBuilder.CreateXYZ only returns a "VALUE" type. Can I get the
> instruction created by it? For example,
>
> IRBuilder<> builder(&*pinst);
> Value *val = builder.CreateFAdd(LV, RV, "");
>
2013 Mar 25
3
nscd
Has anyone had problems accessing random websites since going up to 6.4?
Since about the day after I got partly upgraded, if I try to access
nytimes.com, or orbitz.com, I get server not found.
With a lot of work, I, my manager, and the other admin, found that setting
options edns0 in /etc/resolv.conf fixed it - I suspect that the network
folks updated their internal nameservers (which are M$)