[LLVMdev] What would cause instructions to NOT make it into the module?

Caldarale, Charles R
2013-01-24T06:06:33Z

> From: llvmdev-bounces at cs.uiuc.edu [mailto:llvmdev-bounces at
cs.uiuc.edu]
> On Behalf Of Sean Silva
> Subject: Re: [LLVMdev] What would cause instructions to NOT make it into
the module?

> It is a pass that can be run like any other pass. See createVerifierPass().

You can also just call verifyModule() with the appropriate parameters; it's
defined in include/llvm/Analysis/Verifier.h.

 - Chuck


THIS COMMUNICATION MAY CONTAIN CONFIDENTIAL AND/OR OTHERWISE PROPRIETARY
MATERIAL and is thus for use only by the intended recipient. If you received
this in error, please contact the sender and delete the e-mail and its
attachments from all computers.