Displaying 2 results from an estimated 2 matches for "8defb8d0".
2013 Apr 15
0
[LLVMdev] 64-bit add using 2 32-bit operations, guarantee of stuck together?
...___
> LLVM Developers mailing list
> LLVMdev at cs.uiuc.edu http://llvm.cs.uiuc.edu
> http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20130415/8defb8d0/attachment.html>
2013 Apr 15
4
[LLVMdev] 64-bit add using 2 32-bit operations, guarantee of stuck together?
Hi,
Let's say we have a 32-bit architecture where 64-bit additions are done
using 2 operations.
Instructions are defined as follow in TableGen:
defm ADD64 : ALU32<"add", 1, 1, addc>;
defm ADD64C : ALU32<"addrc", 1, 2, adde>;
Let's assume that the carry bit is implicit and that the 2 operations must
*always* be stuck together for the 64-bit add to